MPC8533ECHXARJB datasheet(16/116 Pages) FREESCALE

16 / 116 page

MPC8533E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

RESET Initialization

For FIFO encoded mode:

FIFO TX/RX clock frequency

≤ platform clock frequency ÷ 3.2

For example, if the platform frequency is 533 MHz, the FIFO Tx/Rx clock frequency should be no more

than 167 MHz.

4.5

Other Input Clocks

For information on the input clocks of other functional blocks of the platform such as SerDes, and eTSEC,

see the specific section of this document.

RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements of

the MPC8533E. Table 8 provides the RESET initialization AC timing specifications for the DDR

SDRAM component(s).

Table 9 provides the PLL lock times.

Table 8. RESET Initialization Timing Specifications1

Parameter/Condition

Min

Max

Unit

Notes

Required assertion time of HREST

100

—

μs—

Minimum assertion time for SRESET

—

SYSCLKs

PLL input setup time with stable SYSCLK before HRESET

negation

100

—

μs—

Input setup time for POR configs (other than PLL config) with

respect to negation of HRESET

—

SYSCLKs

Input hold time for all POR configs (including PLL config) with

respect to negation of HRESET

—

SYSCLKs

Maximum valid-to-high impedance time for actively driven POR

configs with respect to negation of HRESET

—

SYSCLKs

Note:

1. SYSCLK is the primary clock input for the MPC8533E.

Table 9. PLL Lock Times

Parameter/Condition

Min

Max

Unit

Notes

Core and platform PLL lock times

—

100

μs—

Local bus PLL

—

μs—

PCI bus lock time

—

μs—

MPC8533ECHXARJB Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc

MPC8533ECHXARJB Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL