| Electronic Components Datasheet Search |
|
CAP1028 Datasheet(PDF) 46 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
CAP1028 Datasheet(HTML) 46 Page - SMSC Corporation |
|
46 / 71 page ![]() 8 Channel Capacitive Touch Sensor with 2 LED Drivers Datasheet Revision 1.1 (08-05-09) 46 SMSC CAP1028 DATASHEET 5.14 Multiple Touch Configuration Register The Multiple Touch Configuration register controls the settings for the multiple touch detection circuitry. These settings determine the number of simultaneous buttons that may be pressed before action is taken. Bit 7 - MULT_BLK_EN - Enables the multiple button blocking circuitry. ‘0’ - The multiple touch circuitry is disabled. The device will not block multiple touches. ‘1’ (default)- The multiple touch circuitry is enabled. The device will accept the number of touches equal to programmed multiple touch threshold and block all others. It will remember which sensor is valid and block all others until that sensor has been released. Bits 3 - 2 - B_MULT_T[1:0] - Determines the number of simultaneous touches on all sensors before a Multiple Touch Event is detected and sensors are blocked. The bit decode is given by Table 5.22. 5.15 Recalibration Configuration Register The Recalibration Configuration register controls the automatic re-calibration routine settings as well as advanced controls to program the Sensor Threshold register settings. Bit 7 - BUT_LD_TH - Enables setting all Sensor Threshold registers by writing to the Sensor 1 Threshold register. ‘0’ - Each Sensor X Threshold register is updated individually. ‘1’ (default) - Writing the Sensor 1 Threshold register will automatically overwrite the Sensor Threshold registers for all sensors (Sensor Threshold 1 through Sensor Threshold 8). The Table 5.21 Multiple Touch Configuration ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 2Ah R/W Multiple Touch Config MULT_ BLK_EN - - - B_MULT_T[1:0] - - 80h Table 5.22 B_MULT_T Bit Decode B_MULT_T[1:0] NUMBER OF SIMULTANEOUS TOUCHES 10 0 0 1 (default) 01 2 10 3 11 4 Table 5.23 Recalibration Configuration Registers ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 2Fh R/W Recalibration Configuration BUT_ LD_TH -- NEG_DELTA_ CNT[1:0] CAL_CFG[2:0] 8Bh |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |