Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATtiny261A Datasheet(PDF) 38 Page - ATMEL Corporation

Part # ATtiny261A
Description  8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny261A Datasheet(HTML) 38 Page - ATMEL Corporation

Back Button ATtiny261A Datasheet HTML 34Page - ATMEL Corporation ATtiny261A Datasheet HTML 35Page - ATMEL Corporation ATtiny261A Datasheet HTML 36Page - ATMEL Corporation ATtiny261A Datasheet HTML 37Page - ATMEL Corporation ATtiny261A Datasheet HTML 38Page - ATMEL Corporation ATtiny261A Datasheet HTML 39Page - ATMEL Corporation ATtiny261A Datasheet HTML 40Page - ATMEL Corporation ATtiny261A Datasheet HTML 41Page - ATMEL Corporation ATtiny261A Datasheet HTML 42Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 292 page
background image
38
8197A–AVR–10/09
ATtiny261A/461A/861A
These bits select between the three available sleep modes as shown in Table 7-2.
• Bit 2 – BODSE: BOD Sleep Enable
The BODSE bit enables setting of BODS control bit, as explained on BODS bit description. BOD
disable is controlled by a timed sequence.
7.5.2
PRR – Power Reduction Register
The Power Reduction Register provides a method to reduce power consumption by allowing
peripheral clock signals to be disabled.
• Bits 7, 6, 5, 4 – Res: Reserved Bits
These bits are reserved and will always read zero.
• Bit 3 – PRTIM1: Power Reduction Timer/Counter1
Writing a logic one to this bit shuts down the Timer/Counter1 module. When the Timer/Counter1
is enabled, operation will continue like before the shutdown.
• Bit 2 – PRTIM0: Power Reduction Timer/Counter0
Writing a logic one to this bit shuts down the Timer/Counter0 module. When the Timer/Counter0
is enabled, operation will continue like before the shutdown.
• Bit 1 – PRUSI: Power Reduction USI
Writing a logic one to this bit shuts down the USI by stopping the clock to the module. When
waking up the USI again, the USI should be re initialized to ensure proper operation.
• Bit 0 – PRADC: Power Reduction ADC
Writing a logic one to this bit shuts down the ADC. The ADC must be disabled before shut down.
Also analog comparator needs this clock.
Table 7-2.
Sleep Mode Select
SM1
SM0
Sleep Mode
00
Idle
0
1
ADC Noise Reduction
1
0
Power-down
1
1
Standby
Bit
7
6
543
2
1
0
0x36 (0x56)
–
-
-
-
PRTIM1
PRTIM0
PRUSI
PRADC
PRR
Read/Write
RR
RRR/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com