Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LPC2888 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # LPC2888
Description  16/32-bit ARM microcontrollers; 8 kB cache, up to 1 MB flash, Hi-Speed USB 2.0 device, and SDRAM memory interface
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC2888 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button LPC2888 Datasheet HTML 4Page - NXP Semiconductors LPC2888 Datasheet HTML 5Page - NXP Semiconductors LPC2888 Datasheet HTML 6Page - NXP Semiconductors LPC2888 Datasheet HTML 7Page - NXP Semiconductors LPC2888 Datasheet HTML 8Page - NXP Semiconductors LPC2888 Datasheet HTML 9Page - NXP Semiconductors LPC2888 Datasheet HTML 10Page - NXP Semiconductors LPC2888 Datasheet HTML 11Page - NXP Semiconductors LPC2888 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 43 page
background image
LPC2880_LPC2888_3
© NXP B.V. 2008. All rights reserved.
Preliminary data sheet
Rev. 03 — 17 April 2008
8 of 43
NXP Semiconductors
LPC2880; LPC2888
16/32-bit ARM microcontrollers with external memory interface
External memory interface
D0/P0[0]
A1
FI
external memory data bus, low byte (I/O); GPIO pins
D1/P0[1]
A2
D2/P0[2]
B2
D3/P0[3]
A3
D4/P0[4]
A4
D5/P0[5]
B4
D6/P0[6]
A5
D7/P0[7]
B5
D8/P0[8]
C4
FI
external memory data bus, high byte (I/O); GPIO pins
D9/P0[9]
C5
D10/P0[10]
C6
D11/P0[11]
B6
D12/P0[12]
C7
D13/P0[13]
B7
D14/P0[14]
C8
D15/P0[15]
B8
A0/P0[16]
E16
FO
address bus for SDRAM and static memory; GPIO pins
A1/P0[17]
E17
A2/P0[18]
E18
A3/P0[19]
D16
A4/P0[20]
D17
A5/P0[21]
D18
A6/P0[22]
A18
A7/P0[23]
B18
A8/P0[24]
C18
A9/P0[25]
B17
A10/P0[26]
C17
A11/P0[27]
B16
A12/P0[28]
C16
A13/P0[29]
B15
A14/P0[30]
C15
A15/P0[31]
A14
FO
address bus for static memory; GPIO pins
A16/P1[0]
B14
A17/P1[1]
C14
A18/P1[2]
A13
A19/P1[3]
B13
A20/P1[4]
C13
BLS0/P1[12]
A12
FO
byte lane select for D[7:0], active LOW for static memory; GPIO pin
BLS1/P1[13]
B12
FO
byte lane select for D[15:8], active LOW for static memory; GPIO pin
CAS/P1[16]
C10
FO
column address strobe, active LOW for SDRAM; GPIO pin
Table 4.
Pin description …continued
Symbol
Ball #
Type[1]
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com