P89LPC9321 datasheet(10/70 Pages) NXP

10 / 70 page

P89LPC9321_1

Product data sheet

Rev. 01 — 9 December 2008

10 of 70

NXP Semiconductors

P89LPC9321

8-bit microcontroller with accelerated two-clock 80C51 core

[1]

Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

P2.0/ICB

I/O

P2.0 — Port 2 bit 0.

ICB — Input Capture B.

P2.1/OCD

I/O

P2.1 — Port 2 bit 1.

OCD — Output Compare D.

P2.2/MOSI

I/O

P2.2 — Port 2 bit 2.

I/O

MOSI — SPI master out slave in. When conﬁgured as master, this pin is output;

when conﬁgured as slave, this pin is input.

P2.3/MISO

I/O

P2.3 — Port 2 bit 3.

I/O

MISO — When conﬁgured as master, this pin is input, when conﬁgured as slave,

this pin is output.

P2.4/SS

I/O

P2.4 — Port 2 bit 4.

I/O

SS — SPI Slave select.

P2.5/SPICLK

I/O

P2.5 — Port 2 bit 5.

I/O

SPICLK — SPI clock. When conﬁgured as master, this pin is output; when

conﬁgured as slave, this pin is input.

P2.6/OCA

I/O

P2.6 — Port 2 bit 6.

OCA — Output Compare A.

P2.7/ICA

I/O

P2.7 — Port 2 bit 7.

ICA — Input Capture A.

P3.0 to P3.1

I/O

Port 3: Port 3 is a 2-bit I/O port with a user-conﬁgurable output type. During reset

Port 3 latches are conﬁgured in the input only mode with the internal pull-up

disabled. The operation of Port 3 pins as inputs and outputs depends upon the

port conﬁguration selected. Each port pin is conﬁgured independently. Refer to

Section 7.16.1 “Port conﬁgurations” and Table 10 “Static characteristics” for

details.

All pins have Schmitt trigger inputs.

Port 3 also provides various special functions as described below:

P3.0/XTAL2/

CLKOUT

I/O

P3.0 — Port 3 bit 0.

XTAL2 — Output from the oscillator ampliﬁer (when a crystal oscillator option is

selected via the ﬂash conﬁguration.

CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6).

It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or

external clock input, except when XTAL1/XTAL2 are used to generate clock source

for the RTC/system timer.

P3.1/XTAL1

I/O

P3.1 — Port 3 bit 1.

XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when

selected via the ﬂash conﬁguration). It can be a port pin if internal RC oscillator or

watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not

used to generate the clock for the RTC/system timer.

VSS

Ground: 0 V reference.

VDD

Power supply: This is the power supply voltage for normal operation as well as

Idle and Power-down modes.

Table 3.

Pin description …continued

Symbol

Type Description

P89LPC9321 Datasheet(PDF) 10 Page - NXP Semiconductors

P89LPC9321 Datasheet(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL