Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA9984A Datasheet(PDF) 8 Page - NXP Semiconductors

Part # TDA9984A
Description  HDMI 1.3 transmitter with 1080p upscaler embedded
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDA9984A Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button TDA9984A Datasheet HTML 4Page - NXP Semiconductors TDA9984A Datasheet HTML 5Page - NXP Semiconductors TDA9984A Datasheet HTML 6Page - NXP Semiconductors TDA9984A Datasheet HTML 7Page - NXP Semiconductors TDA9984A Datasheet HTML 8Page - NXP Semiconductors TDA9984A Datasheet HTML 9Page - NXP Semiconductors TDA9984A Datasheet HTML 10Page - NXP Semiconductors TDA9984A Datasheet HTML 11Page - NXP Semiconductors TDA9984A Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
TDA9984A_4
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 15 January 2009
8 of 40
NXP Semiconductors
TDA9984A
HDMI 1.3 transmitter with 1080p upscaler embedded
8.
Functional description
The TDA9984A is designed to convert digital data (video and audio) provided by a
Set-Top Box or DVD into an HDMI output, which could be used in TV with HDMI or DVI
input.
The TDA9984A is able to output HDMI with the formats:
• RGB
• YCbCr 4:4:4
• YCbCr 4:2:2
The video data input formats are:
• RGB
• YCbCr 4:4:4
• YCbCr 4:2:2 semi-planar
• YCbCr 4:2:2 ITU656-like
It can also handle audio formats:
• 4
× I2S-bus channels
• One S/PDIF channel
• Dolby-True HD and DTS-HD through the use of HBR interface
8.1 Video processing
The TDA9984A has three video input ports VPA[7:0], VPB[7:0] and VPC[7:0] and can
handle any of the following video input modes:
• RGB with 8-bit for each component
• YCbCr 4:4:4 with 8-bit for each component
• YCbCr 4:2:2 semi-planar with up to 12-bit for each component (Y, Cb and Cr)
• YCbCr 4:2:2 ITU656 with up to 12-bit data depth
The TDA9984A can be set to latch data at either the rising or the falling edge.
8.1.1 Internal assignment
The aim of the video input processor is to map internally the incoming data to the
corresponding mode, which can be handled by the video processing. The device expects
to have a big endian digital stream at its input. The internal signal name VP[23:0] is
assigned depending on the input mode as defined in Figure 3.
Fig 3.
Internal assignment of VP[23:0]
VIDEO
INPUT
PROCESSOR
001aag599
VPA[7:0]
VPB[7:0]
VP[23:0]
VPC[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com