MAC7200 datasheet(191/976 Pages) FREESCALE

191 / 976 page

Peripheral Bus Memory Map

MAC7200 Microcontroller Family Reference Manual, Rev. 2

Freescale Semiconductor

113

9.8.3

8-bit register accesses

A read to the above register will result in the following values:

All other accesses (i.e.-16-bit READ from $0000 0001) are not allowed.

It is possible to enable bus aborts on illegal register accesses. Please refer to Chapter 25, “System Service

Module (SSM_MAC7202)” for more information on this.

9.9

Peripheral Bus Memory Map

The Peripheral Bus bridge (AIPS) is located on a slave port of the AXBS crossbar switch with a reset value

of $E000 0000, and is not relocatable. However, the Peripheral Bus modules are located above this

boundary, at $FC00 0000. Table 9-11 shows the address of all Peripheral Bus modules.

$0000 0000

8-bit Register REG

8-bit READ from $0000 0000

returns REG[7:0]

16-bit READ from $0000 0000

returns REG[7:0] + the next 8 bits in the memory map

32-bit READ from $0000 0000

returns REG[7:0] + the next 24 bits in the memory map

Table 9-11. Peripheral Bus Memory Map

Address

Module

Size (Bytes)

(O)PACR

$FC00 0000 - $FC00 3FFF

AMBA to IP Bus Bridge (AIPS) Configuration Registers

16K

PACR0

$FC00 4000 - $FC00 7FFF

ARM Crossbar Switch (AXBS) Configuration Registers

16K

PACR1

$FC00 8000 - $FC00 BFFF

External Interface Module (EIM) Configuration Registers

16K

PACR2

$FC00 C000 - $FC03 FFFF

Reserved

208K

$FC04 0000 - $FC04 3FFF

Miscellaneous Control Module (MCM)

16K

PACR16

$FC04 4000 - $FC04 7FFF

Enhanced Direct Memory Access Controller (eDMAC)

16K

PACR17

$FC04 8000 - $FC04 BFFF

Interrupt Controller (INTC)

16K

PACR18

$FC04 C000 - $FC07 FFFF

Reserved

212K

$FC08 0000 - $FC08 3FFF

System services Module (SSM)

16K

OPACR0

$FC08 4000 - $FC08 7FFF

DMA Channel Multiplexer (DMA_CH_MUX)

16K

OPACR1

$FC08 8000 - $FC08 BFFF

Clock and Reset Generator (CRG)

16K

OPACR2

$FC08 C000 - $FC08 FFFF

Programmable Interval Timer (PIT)

16K

OPACR3

$FC09 0000 - $FC09 3FFF

Reserved

16K

$FC09 4000 - $FC09 7FFF

CAN controller 0 (FlexCAN_A)

16K

OPACR5

$FC09 8000 - $FC09 BFFF

CAN controller 1 (FlexCAN_B)

16K

OPACR6

$FC09 C000 - $FC09 FFFF

Reserved

16K

$FC0A 0000 - $FC0A 3FFF

Reserved

16K

$FC0A 4000 - $FC0A 7FFF

Reserved

16K

$FC0A 8000 - $FC0A BFFF

Reserved

16K

$FC0A C000 - $FC0A FFFF Inter-IC bus (IIC)

16K

OPACR11

$FC0B 0000 - $FC0B 3FFF

Reserved

16K

$FC0B 4000 - $FC0B 7FFF

Serial Peripheral Interface 0 (DSPI_A)

16K

OPACR13

MAC7200 Datasheet(PDF) 191 Page - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 191 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL