SPMC68CK338CPV14 datasheet(71/133 Pages) FREESCALE

71 / 133 page

MC68CK338

MOTOROLA

MC68CK338TS/D

Information to be transmitted must be written to transmit data RAM in a right-justified format. The QSPI

cannot modify information in the transmit data RAM. The QSPI copies the information to its data serial-

izer for transmission. Information remains in transmit RAM until overwritten.

Command RAM is used by the QSPI when in master mode. The CPU writes one byte of control infor-

mation to this segment for each QSPI command to be executed. The QSPI cannot modify information

in command RAM.

Command RAM consists of 16 bytes. Each byte is divided into two fields. The peripheral chip-select

field enables peripherals for transfer. The command control field provides transfer options.

A maximum of 16 commands can be in the queue. Queue execution by the QSPI proceeds from the

address in NEWQP[3:0] through the address in ENDQP[3:0]. (Both of these fields are in SPCR2).

CONT — Continue

0 = Control of chip selects returned to PORTQS after transfer is complete.

1 = Peripheral chip selects remain asserted after transfer is complete.

BITSE — Bits per Transfer Enable

0 = 8 bits

1 = Number of bits set in BITS[3:0] field of SPCR0

DT — Delay after Transfer

The QSPI provides a variable delay at the end of serial transfer to facilitate the interface with peripherals

that have a latency requirement. The delay between transfers is determined by the SPCR1 DTL[6:0]

field.

DSCK — PCS to SCK Delay

0 = PCS valid to SCK transition is one-half SCK.

1 = SPCR1 DSCKL[6:0] field specifies delay from PCS valid to SCK.

PCS[3:0] — Peripheral Chip Select

Use peripheral chip-select bits to select an external device for serial data transfer. More than one pe-

ripheral chip select can be activated at a time, and more than one peripheral chip can be connected to

each PCS pin, provided that proper fanout is observed.

NOTES:

The PCS0 bit represents the dual-function PCS0/SS.

CR[0:F] — Command RAM

$YFFD40

76543210

CONT

BITSE

DSCK

PCS3

PCS2

PCS1

PCS01

––––––––

CONT

BITSE

DSCK

PCS3

PCS2

PCS1

PCS01

COMMAND CONTROL

PERIPHERAL CHIP SELECT

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMC68CK338CPV14 Datasheet(PDF) 71 Page - Freescale Semiconductor, Inc

SPMC68CK338CPV14 Datasheet(HTML) 71 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL