Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PC912XDP512F0CALR Datasheet(PDF) 98 Page - Freescale Semiconductor, Inc

Part # PC912XDP512F0CALR
Description  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0CALR Datasheet(HTML) 98 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0CALR Datasheet HTML 94Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 95Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 96Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 97Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 98Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 99Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 100Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 101Page - Freescale Semiconductor, Inc PC912XDP512F0CALR Datasheet HTML 102Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 1348 page
background image
Chapter 2 Clocks and Reset Generator (S12CRGV6)
MC9S12XDP512 Data Sheet, Rev. 2.21
98
Freescale Semiconductor
2.4
Functional Description
2.4.1
Functional Blocks
2.4.1.1
Phase Locked Loop (PLL)
The PLL is used to run the MCU from a different time base than the incoming OSCCLK. For increased
flexibility, OSCCLK can be divided in a range of 1 to 16 to generate the reference frequency. This offers
a finer multiplication granularity. The PLL can multiply this reference clock by a multiple of 2, 4, 6,...
126,128 based on the SYNR register.
CAUTION
Although it is possible to set the two dividers to command a very high clock
frequency, do not exceed the specified bus frequency limit for the MCU.
If (PLLSEL = 1), Bus Clock = PLLCLK / 2
The PLL is a frequency generator that operates in either acquisition mode or tracking mode, depending on
the difference between the output frequency and the target frequency. The PLL can change between
acquisition and tracking modes either automatically or manually.
The VCO has a minimum operating frequency, which corresponds to the self clock mode frequency fSCM.
Figure 2-16. PLL Functional Diagram
PLLCLK
2
OSCCLK
SYNR
1
+
[]
REFDV
1
+
[]
------------------------------------
×
×
=
REDUCED
CONSUMPTION
OSCILLATOR
EXTAL
XTAL
OSCCLK
PLLCLK
REFERENCE
PROGRAMMABLE
DIVIDER
PDET
PHASE
DETECTOR
REFDV <5:0>
LOOP
PROGRAMMABLE
DIVIDER
SYN <5:0>
CPUMP
VCO
LOCK
LOOP
FILTER
XFC
PIN
UP
DOWN
LOCK
DETECTOR
REFERENCE
FEEDBACK
VDDPLL
VDDPLL/VSSPLL
CRYSTAL
MONITOR
VDDPLL/VSSPLL
VDD/VSS
supplied by:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com