Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32F101V8 Datasheet(PDF) 52 Page - STMicroelectronics

Part # STM32F101V8
Description  Medium-density access line, ARM-based 32-bit MCU with 64 or 128 KB Flash, 6 timers, ADC and 7 communication interfaces
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101V8 Datasheet(HTML) 52 Page - STMicroelectronics

Back Button STM32F101V8 Datasheet HTML 48Page - STMicroelectronics STM32F101V8 Datasheet HTML 49Page - STMicroelectronics STM32F101V8 Datasheet HTML 50Page - STMicroelectronics STM32F101V8 Datasheet HTML 51Page - STMicroelectronics STM32F101V8 Datasheet HTML 52Page - STMicroelectronics STM32F101V8 Datasheet HTML 53Page - STMicroelectronics STM32F101V8 Datasheet HTML 54Page - STMicroelectronics STM32F101V8 Datasheet HTML 55Page - STMicroelectronics STM32F101V8 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 85 page
background image
Electrical characteristics
STM32F101x8, STM32F101xB
52/85
Doc ID 13586 Rev 13
5.3.11
Absolute maximum ratings (electrical sensitivity)
Based on three different tests (ESD, LU) using specific measurement methods, the device is
stressed in order to determine its performance in terms of electrical sensitivity.
Electrostatic discharge (ESD)
Electrostatic discharges (a positive then a negative pulse separated by 1 second) are
applied to the pins of each sample according to each pin combination. The sample size
depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test
conforms to the JESD22-A114/C101 standard.
Static latch-up
Two complementary static tests are required on six parts to assess the latch-up
performance:
●
A supply overvoltage is applied to each power supply pin
●
A current injection is applied to each input, output and configurable I/O pin
These tests are compliant with EIA/JESD 78 IC latch-up standard.
5.3.12
I/O port characteristics
General input/output characteristics
Unless otherwise specified, the parameters given in Table 33 are derived from tests
performed under the conditions summarized in Table 8. All I/Os are CMOS and TTL
compliant.
Table 31.
ESD absolute maximum ratings
Symbol
Ratings
Conditions
Class
Maximum
value(1)
1.
Based on characterization results, not tested in production.
Unit
VESD(HBM)
Electrostatic discharge
voltage (human body model)
TA +25 °C
conforming to JESD22-A114
2
2000
V
VESD(CDM)
Electrostatic discharge
voltage (charge device model)
TA +25 °C
conforming to JESD22-C101
II
500
Table 32.
Electrical sensitivities
Symbol
Parameter
Conditions
Class
LU
Static latch-up class
TA +85 °C conforming to JESD78A
II level A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com