STM32F101V8 datasheet(82/85 Pages) STMICROELECTRONICS

82 / 85 page

Revision history

STM32F101x8, STM32F101xB

82/85

Doc ID 13586 Rev 13

14-Mar-2008

Figure 2: Clock tree on page 13 added.

CRC added (see CRC (cyclic redundancy check) calculation unit on

page 9 and Figure 8: Memory map on page 28 for address).

Maximum TJ value given in Table 7: Thermal characteristics on page 32.

PD, TA and TJ added, tprog values modified and tprog description clarified

in Table 27: Flash memory characteristics on page 49.

IDD modified in Table 15: Typical and maximum current consumptions in

Stop and Standby modes on page 38.

ACCHSI modified in Table 23: HSI oscillator characteristics on page 48,

note 2 removed.

tRET modified in Table 28: Flash memory endurance and data retention.

VNF(NRST) unit corrected in Table 36: NRST pin characteristics on

page 58.

Table 40: SPI characteristics on page 62 modified.

IVREF added in Table 41: ADC characteristics on page 65.

Table 43: ADC accuracy - limited test conditions added. Table 44: ADC

accuracy modified.

LQFP100 package specifications updated (see Section 6: Package

characteristics on page 70).

Recommended LQFP100, LQFP64, LQFP48 and VFQFPN36 footprints

added (see Figure 42, Figure 44, Figure 46 and Figure 40).

Section 6.2: Thermal characteristics on page 76 modified.

Appendix A: Important notes removed.

21-Mar-2008

Small text changes.

In Table 28: Flash memory endurance and data retention:

–NEND tested over the whole temperature range

– cycling conditions specified for tRET

–tRET min modified at TA = 55 °C

Figure 2: Clock tree corrected. Figure 8: Memory map clarified.

V25, Avg_Slope and TL modified in Table 45: TS characteristics.

CRC feature removed.

22-May-2008

Section 1: Introduction modified, Section 2.2: Full compatibility

throughout the family added. CRC feature added.

IDD_VBAT removed from Table 21: Typical current consumption in Standby

mode on page 42.

Values added to Table 39: SCL frequency (fPCLK1= 36 MHz, VDD = 3.3

V) on page 61.

Figure 30: SPI timing diagram - slave mode and CPHA = 0 on page 63

modified. Equation 1 corrected.

Section 6.2.2: Evaluating the maximum junction temperature for an

application on page 77 added.

Axx option added to Table 52: Ordering information scheme on page 78.

Table 53.

Document revision history (continued)

Date

Revision

Changes

STM32F101V8 Datasheet(PDF) 82 Page - STMicroelectronics

STM32F101V8 Datasheet(HTML) 82 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL