| Electronic Components Datasheet Search |
|
R29 Datasheet(PDF) 44 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R29 Datasheet(HTML) 44 Page - Renesas Technology Corp |
|
44 / 473 page ![]() R8C/28 Group, R8C/29 Group 5. Resets Rev.2.10 Sep 26, 2008 Page 25 of 441 REJ09B0279-0210 Figure 5.5 OFS Register Option Function Select Register (1) Symbol Address When Shipping OFS 0FFFFh FFh(3) Bit Symbol Bit Name Function RW NOTES: 1. 2. 3. 4. 5. 6. LVD0ON Voltage detection 0 circuit start bit(2, 4) 0 : Voltage monitor 0 reset enabled after hardw are reset 1 : Voltage monitor 0 reset disabled after hardw are reset RW b3 b2 b1 b0 b7 b6 b5 b4 1 WDTON RW Watchdog timer start select bit 0 : Starts w atchdog timer automatically after reset 1 : Watchdog timer is inactive after reset 1 — (b1) RW Reserved bit Set to 1. ROMCR ROM code protect disabled bit 0 : ROM code protect disabled 1 : ROMCP1 enabled RW The LVD0ON bit setting is valid only by a hardw are reset. To use the pow er-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardw are reset). ROMCP1 ROM code protect bit 0 : ROM code protect enabled 1 : ROM code protect disabled RW — (b4) Reserved bit Set to 1. RW The OFS register is on the flash memory. Write to the OFS register w ith a program. After w riting is completed, do not w rite additions to the OFS register. CSPROINI Count source protect mode after reset select bit 0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset RW LVD1ON Voltage detection 1 circuit start bit(5, 6) 0 : Voltage monitor 1 reset enabled after hardw are reset 1 : Voltage monitor 1 reset disabled after hardw are reset RW For N, D version only. For J, K version, set the LVD0ON bit to 1 (voltage monitor 0 reset disabled after hardw are reset). The LVD1ON bit setting is valid only by a hardw are reset. When the pow er-on reset function is used, set the LVD1ON bit to 0 (voltage monitor 1 reset enabled after hardw are reset). For J, K version only. For N, D version, set the LVD1ON bit to 1 (voltage monitor 1 reset disabled after hardw are reset). If the block including the OFS register is erased, FFh is set to the OFS register. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |