Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-21469KBZ-ENG2 Datasheet(PDF) 37 Page - Analog Devices

Part # ADSP-21469KBZ-ENG2
Description  SHARC Processor material that is subject to change without notice
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21469KBZ-ENG2 Datasheet(HTML) 37 Page - Analog Devices

Back Button ADSP-21469KBZ-ENG2 Datasheet HTML 33Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 34Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 35Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 36Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 37Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 38Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 39Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 40Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 41Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 56 page
background image
ADSP-21469/ADSP-21469W
Preliminary Technical Data
Rev. PrB
|
Page 37 of 56
|
November 2008
Input Data Port (IDP)
The timing requirements for the IDP are given in Table 34. IDP
signals (SCLK, FS, and SDATA) are routed to the DAI_P20–1
pins using the SRU. Therefore, the timing specifications pro-
vided below are valid at the DAI_P20–1 pins.
Sample Rate Converter—Serial Input Port
The ASRC input signals (SCLK, FS, and SDATA) are routed
from the DAI_P20–1 pins using the SRU. Therefore, the timing
specifications provided in Table 35 are valid at the DAI_P20–1
pins.
Table 34. Input Data Port (IDP)
Parameter
Min
Max
Unit
Timing Requirements
tSISFS
1
FS Setup Before SCLK Rising Edge
TBD
TBD
ns
tSIHFS
1
FS Hold After SCLK Rising Edge
TBD
TBD
ns
tSISD
1
SData Setup Before SCLK Rising Edge
TBD
TBD
ns
tSIHD
1
SData Hold After SCLK Rising Edge
TBD
TBD
ns
tIDPCLKW
Clock Width
TBD
TBD
ns
tIDPCLK
Clock Period
TBD
TBD
ns
1 AMI_DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.
Figure 24. IDP Master Timing
DAI_P20
-1
(SCLK)
DAI_P20
-1
(FS)
SAMPLE EDGE
tSISFS
tSIHFS
tIPDCLK
DAI_P20
-1
(SDATA)
tIPDCLKW
tSISD
tSIHD
Table 35. ASRC, Serial Input Port
Parameter
Min
Max
Unit
Timing Requirements
tSRCSFS
1
FS Setup Before SCLK Rising Edge
TBD
TBD
ns
tSRCHFS
1
FS Hold After SCLK Rising Edge
TBD
TBD
ns
tSRCSD
1
SDATA Setup Before SCLK Rising Edge
TBD
TBD
ns
tSRCHD
1
SDATA Hold After SCLK Rising Edge
TBD
TBD
ns
tSRCCLKW
Clock Width
TBD
TBD
ns
tSRCCLK
Clock Period
TBD
TBD
ns
1 AMI_DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG’s input can be either CLKIN or any of the DAI pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com