Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-21469KBZ-ENG2 Datasheet(PDF) 42 Page - Analog Devices

Part # ADSP-21469KBZ-ENG2
Description  SHARC Processor material that is subject to change without notice
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21469KBZ-ENG2 Datasheet(HTML) 42 Page - Analog Devices

Back Button ADSP-21469KBZ-ENG2 Datasheet HTML 38Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 39Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 40Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 41Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 42Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 43Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 44Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 45Page - Analog Devices ADSP-21469KBZ-ENG2 Datasheet HTML 46Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 56 page
background image
Rev. PrB
|
Page 42 of 56
|
November 2008
ADSP-21469/ADSP-21469W
Preliminary Technical Data
S/PDIF Transmitter
Serial data input to the S/PDIF transmitter can be formatted as
left justified, I2S, or right justified with word widths of 16-, 18-,
20-, or 24-bits. The following sections provide timing for the
transmitter.
S/PDIF Transmitter-Serial Input Waveforms
Figure 29 shows the right-justified mode. LRCLK is high for the
left channel and low for the right channel. Data is valid on the
rising edge of SCLK. The MSB is delayed 12-bit clock periods
(in 20-bit output mode) or 16-bit clock periods (in 16-bit output
mode) from an LRCLK transition, so that when there are 64
SCLK periods per LRCLK period, the LSB of the data will be
right-justified to the next LRCLK transition.
Figure 30 shows the default I2S-justified mode. LRCLK is low
for the left channel and HI for the right channel. Data is valid on
the rising edge of SCLK. The MSB is left-justified to an LRCLK
transition but with a single SCLK period delay.
Figure 31 shows the left-justified mode. LRCLK is high for the
left channel and LO for the right channel. Data is valid on the
rising edge of SCLK. The MSB is left-justified to an LRCLK
transition with no MSB delay.
Figure 29. Right-Justified Mode
DAI_P20-1
LRCLK
DAI_P20-1
SCLK
DAI_P20-1
SDATA
LEFT CHANNEL
RIGHT CHANNEL
MS B-1
MSB-2
LSB+2 L SB+1
LSBMSBMSB-1
MSB-2
LS B+2
LSB+1
LSB
LSB
MSB
Figure 30. I2S-Justified Mode
MSB-1
MS B-2
LS B+2
LSB+1
L SB
LEFT CHANNEL
RIGHT CHANNEL
MSBMS B-1
MS B-2
LSB+2
LS B+1
LSB
MSB
MSB
DAI_P20-1
LRCLK
DAI_P20-1
SCLK
DAI_P20-1
SDATA
Figure 31. Left-Justified Mode
LEFT CHANNEL
RIGHT CHANNEL
MSB-1
MSB-2
LS B+2
L SB+1
LSB
MSBMSB-1
MSB-2
LSB+2
LSB+1
L SB
MSBMSB+1
MSB
DAI_P20-1
LRCLK
DAI_P20-1
SCLK
DAI_P20-1
SDATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com