ADSP-BF504 datasheet(46/80 Pages) AD

46 / 80 page

Rev. PrC

Page 46 of 80

January 2010

ADSP-BF504/F,ADSP-BF506F

Preliminary Technical Data

Pulse Width Modulator (PWM) Timing

Table 38 and Figure 27 describe PWM operations.

Table 38. PWM Timing

Parameter

DDEXT = 1.8 V

DDEXT = 2.5/3.3 V

Min

Max

Min

Max

Unit

Timing Requirements

tES

External Sync Pulse Width

2 × tSCLK + 1

Switching Characteristics

tDODIS

Output1 Inactive (OFF) After Trip Input

TBD

tDOE

Output

1 Delay After External Sync2

3 × tSCLK + tOD

5 × tSCLK + tOD

3 × tSCLK + tOD

5 × tSCLK + tOD

tOD

Output

1 Delay After Falling Edge of CLKOUT

TBD

1 PWM outputs are: PWMx_AH, PWMx_AL, PWMx_BH, PWMx_BL, PWMx_CH, and PWMx_CL.

2 When the external sync signal is synchronous to the peripheral clock, it takes 3 cycles for the output to appear. When the external sync signal is asynchronous to the peripheral

clock, it takes 5 cycles for the output to appear.

Figure 27. PWM Timing

PWMx_TRIP

PWMx_SYNC

(AS INPUT)

tES

tDOE

OUTPUT

tOD

tDODIS

CLKOUT

ADSP-BF504 Datasheet(PDF) 46 Page - Analog Devices

ADSP-BF504 Datasheet(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL