Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8576C Datasheet(PDF) 10 Page - NXP Semiconductors

Part # PCF8576C
Description  Universal LCD driver for low multiplex rates
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8576C Datasheet(HTML) 10 Page - NXP Semiconductors

Back Button PCF8576C Datasheet HTML 6Page - NXP Semiconductors PCF8576C Datasheet HTML 7Page - NXP Semiconductors PCF8576C Datasheet HTML 8Page - NXP Semiconductors PCF8576C Datasheet HTML 9Page - NXP Semiconductors PCF8576C Datasheet HTML 10Page - NXP Semiconductors PCF8576C Datasheet HTML 11Page - NXP Semiconductors PCF8576C Datasheet HTML 12Page - NXP Semiconductors PCF8576C Datasheet HTML 13Page - NXP Semiconductors PCF8576C Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 57 page
background image
PCF8576C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 10 — 22 July 2010
10 of 57
NXP Semiconductors
PCF8576C
Universal LCD driver for low multiplex rates
The host microprocessor or microcontroller maintains the 2-line I2C-bus communication
channel with the PCF8576C.
Biasing voltages for the multiplexed LCD waveforms are generated internally, removing
the need for an external bias generator. The internal oscillator is selected by connecting
pin OSC to VSS. The only other connections required to complete the system are the
power supplies (pins VDD, VSS, and VLCD) and the LCD panel selected for the application.
7.1 Power-On-Reset (POR)
At power-on the PCF8576C resets to the following starting conditions:
• All backplane and segment outputs are set to VDD
• The selected drive mode is 1:4 multiplex with 1⁄3 bias
• Blinking is switched off
• Input and output bank selectors are reset (as defined in Table 8)
• The I2C-bus interface is initialized
• The data pointer and the subaddress counter are cleared
Remark: Do not transfer data on the I2C-bus for at least 1 ms after a power-on to allow
the reset action to complete.
7.2 LCD bias generator
The full-scale LCD voltage (Voper) is obtained from VDD − VLCD. The LCD voltage may be
temperature compensated externally through the VLCD supply to pin VLCD.
Fractional LCD biasing voltages are obtained from an internal voltage divider comprising
three series resistors connected between VDD and VLCD. The center resistor can be
switched out of the circuit to provide a 1
⁄
2 bias voltage level for the 1:2 multiplex
configuration.
Fig 7.
Typical system configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
R
≤
tr
2CB
SDA
SCL
OSC
40 segment drives
4 backplanes
LCD PANEL
(up to 160
elements)
PCF8576C
A0
A1
A2
SS
SA0 V
VSS
VDD
DD
V
LCD
V
013aaa098



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com