PCF8593

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet

Rev. 04 — 6 October 2010

17 of 35

NXP Semiconductors

PCF8593

Low power clock and calendar

(1) At this moment master transmitter becomes master receiver and PCF8593 slave receiver becomes slave transmitter.

Fig 19. Master reads after setting word address (write word address; READ data)

S

0A

SLAVE ADDRESS

REGISTER ADDRESS A

A

R/W

A

DATA

013aaa041

P

1

auto increment

memory register address

last byte

R/W

S1

n bytes

(1)

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from slave

no acknowledgement

from master

auto increment

memory register address

SLAVE ADDRESS

DATA

Fig 20. Master reads slave immediately after first byte (READ mode)

S

1A

SLAVE ADDRESS

DATA

A1

DATA

acknowledgement

from slave

acknowledgement

from master

no acknowledgement

from master

R/W

auto increment

register address

013aaa347

auto increment

register address

n bytes

last byte

P