Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADE7880 Datasheet(PDF) 79 Page - Analog Devices

Part # ADE7880
Description  Polyphase Multifunction Energy Metering IC
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE7880 Datasheet(HTML) 79 Page - Analog Devices

Back Button ADE7880 Datasheet HTML 75Page - Analog Devices ADE7880 Datasheet HTML 76Page - Analog Devices ADE7880 Datasheet HTML 77Page - Analog Devices ADE7880 Datasheet HTML 78Page - Analog Devices ADE7880 Datasheet HTML 79Page - Analog Devices ADE7880 Datasheet HTML 80Page - Analog Devices ADE7880 Datasheet HTML 81Page - Analog Devices ADE7880 Datasheet HTML 82Page - Analog Devices ADE7880 Datasheet HTML 83Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 104 page
background image
Data Sheet
ADE7880
Rev. A | Page 79 of 104
Figure 108 shows the HSDC transfer protocol for HGAP = 0,
HXFER[1:0] = 00 and HSAPOL = 0. Note that the HSDC
interface sets a data bit on the HSD line every HSCLK high-to-
low transition and the value of Bit HSIZE is irrelevant.
Figure 109 shows the HSDC transfer protocol for HSIZE = 0,
HGAP = 1, HXFER[1:0] = 00, and HSAPOL = 0. Note that the
HSDC interface introduces a seven-HSCLK cycles gap between
every 32-bit word.
Figure 110 shows the HSDC transfer protocol for HSIZE = 1,
HGAP = 1, HXFER[1:0] = 00, and HSAPOL = 0. Note that the
HSDC interface introduces a seven-HSCLK cycles gap between
every 8-bit word.
See Table 52 for the HSDC_CFG register and descriptions for
the HCLK, HSIZE, HGAP, HXFER[1:0], and HSAPOL bits.
Table 25 lists the time it takes to execute an HSDC data transfer
for all HSDC_CFG register settings. For some settings, the
transfer time is less than 125 μs (8 kHz), the waveform sample
registers update rate. This means the HSDC port transmits data
every sampling cycle. For settings in which the transfer time is
greater than 125 μs, the HSDC port transmits data only in the
first of two consecutive 8 kHz sampling cycles. This means it
transmits registers at an effective rate of 4 kHz.
Table 25. Communication Times for Various HSDC Settings
HXFER[1:0]
HGAP
HSIZE1
HCLK
Communication Time (μs)
00
0
N/A
0
64
00
0
N/A
1
128
00
1
0
0
77.125
00
1
0
1
154.25
00
1
1
0
119.25
00
1
1
1
238.25
01
0
N/A
0
28
01
0
N/A
1
56
01
1
0
0
33.25
01
1
0
1
66.5
01
1
1
0
51.625
01
1
1
1
103.25
10
0
N/A
0
36
10
0
N/A
1
72
10
1
0
0
43
10
1
0
1
86
10
1
1
0
66.625
10
1
1
1
133.25
1 N/A means not applicable.
HSCLK
HSD
HSA
IAVW (32-BIT)
31
0
VAWV (32-BIT)
31
0
IBWV (32-BIT)
31
0
CFVAR (32-BIT)
31
0
Figure 108. HSDC Communication for HGAP = 0, HXFER[1:0] = 00, and HSAPOL = 0; HSIZE Is Irrelevant



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com