| Electronic Components Datasheet Search |
|
DM9620 Datasheet(PDF) 32 Page - Davicom Semiconductor, Inc. |
|
|
|||||||||||||||||||||||||||||
DM9620 Datasheet(HTML) 32 Page - Davicom Semiconductor, Inc. |
|
32 / 71 page ![]() DM9620 USB2.0 to Fast Ethernet Controller Preliminary 32 Version: DM9620 -15-DS-P02 February 20, 2012 8 Duplex mode 1,RW Duplex mode: 1 = Full duplex operation. Duplex selection is allowed when Auto-negotiation is disabled (bit 12 of this register is cleared). With auto-negotiation enabled, this bit reflects the duplex capability selected by auto-negotiation 0 = Normal operation 7 Collision test 0,RW Collision test: 1 = Collision test enabled. When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN 0 = Normal operation 6-0 RESERVED 0,RO Reserved: Write as 0, ignore on read 6.2 Basic Mode Status Register (BMSR) – 01H Bit Bit Name Default Description 15 100BASE-T4 0,RO/P 100BASE-T4 capable: 1 = Able to perform in 100BASE-T4 mode 0 = Not able to perform in 100BASE-T4 mode 14 100BASE-TX full duplex 1,RO/P 100BASE-TX full duplex capable: 1 = Able to perform 100BASE-TX in full duplex mode 0 = Not able to perform 100BASE-TX in full duplex mode 13 100BASE-TX half duplex 1,RO/P 100BASE-TX half duplex capable: 1 = Able to perform 100BASE-TX in half duplex mode 0 = Not able to perform 100BASE-TX in half duplex mode 12 10BASE-T full duplex 1,RO/P 10BASE-T full duplex capable: 1 = Able to perform 10BASE-T in full duplex mode 0 = Not able to perform 10BASE-TX in full duplex mode 11 10BASE-T half duplex 1,RO/P 10BASE-T half duplex capable: 1 = Able to perform 10BASE-T in half duplex mode 0 = Not able to perform 10BASE-T in half duplex mode 10-7 RESERVED 0,RO Reserved: Write as 0, ignore on read 6 MF preamble suppression 0,RO MII frame preamble suppression: 1 = PHY will accept management frames with preamble suppressed 0 = PHY will not accept management frames with preamble suppressed 5 Auto-negotiatio n Complete 0,RO Auto-negotiation complete: 1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed 4 Remote fault 0,RO/LH Remote fault: 1 = Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is PHY implementation specific. This bit will set after the RF bit in the ANLPAR (bit 13, register address 05) is set 0 = No remote fault condition detected 3 Auto-negotiatio n ability 1,RO/P Auto configuration ability: 1 = Able to perform auto-negotiation 0 = Not able to perform auto-negotiation 2 Link status 0,RO/LL Link status: 1 = Valid link is established (for either 10Mbps or 100Mbps operation) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |