RM48L930 datasheet(73/147 Pages) TI1

73 / 147 page

RM48L930

RM48L730

RM48L530

www.ti.com

SPNS176

– SEPTEMBER 2011

4.10.2 Main Features of Flash Module

•

Support for multiple flash banks for program and/or data storage

•

Simultaneous read access on a bank while performing program or erase operation on any other bank

•

Integrated state machines to automate flash erase and program operations

•

Software interface for flash program and erase operations

•

Pipelined mode operation to improve instruction access interface bandwidth

•

Support for Single Error Correction Double Error Detection (SECDED) block inside Cortex-R4F CPU

– Error address is captured for host system debugging

•

Support for a rich set of diagnostic features

4.10.3 ECC Protection for Flash Accesses

All accesses to the program flash memory are protected by Single Error Correction Double Error Detection

(SECDED) logic embedded inside the CPU. The flash module provides 8 bits of ECC code for 64 bits of

instructions or data fetched from the flash memory. The CPU calculates the expected ECC code based on

the 64 bits received and compares it with the ECC code returned by the flash module. A signle-bit error is

corrected and flagged by the CPU, while a multi-bit error is only flagged. The CPU signals an ECC error

via its Event bus. This signaling mechanism is not enabled by default and must be enabled by setting the

"X" bit of the Performance Monitor Control Register, c9.

MRC p15,#0,r1,c9,c12,#0

;Enabling Event monitor states

ORR r1, r1, #0x00000010

MCR p15,#0,r1,c9,c12,#0

;Set 4th bit (‘X’) of PMNC register

MRC p15,#0,r1,c9,c12,#0

The application must also explicitly enable the CPU's ECC checking for accesses on the CPU's ATCM

and BTCM interfaces. These are connected to the program flash and data RAM respectively. ECC

checking for these interfaces can be done by setting the B1TCMPCEN, B0TCMPCEN and ATCMPCEN

bits of the System Control coprocessor's Auxiliary Control Register, c1.

MRC p15, #0, r1, c1, c0, #1

ORR r1, r1, #0x0e000000

;Enable ECC checking for ATCM and BTCMs

DMB

MCR p15, #0, r1, c1, c0, #1

4.10.4 Flash Access Speeds

For information on flash memory access speeds and the relevant wait states required, refer to Section 3.4.

System Information and Electrical Specifications

Submit Documentation Feedback

focus.ti.com: RM48L930 RM48L730 RM48L530

RM48L930 Datasheet(PDF) 73 Page - Texas Instruments

RM48L930 Datasheet(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL