TMDS261BPAGR datasheet(37/48 Pages) TI1

37 / 48 page

SCL

SDA

MSB

Slave Address

Acknowledge

Data

Acknowledge

Stop

123456789123456789

T0396-01

Slave Address

Data

FromReceiver

From Transmitter

A =No Acknowledge(SDA High)

A = Acknowledge

S=StartCondition

P =StopCondition

W=Write

R0007-01

Acknowledge

(FromReceiver)

Start

Condition

Acknowledge

(Receiver)

Acknowledge

(Receiver)

SDA

Stop

Condition

I CDevice Addressand

Read/WriteBit

FirstDataByte

Other

DataBytes

LastDataByte

ACK

R/W

D0 ACK

ACK

T0397-01

Slave Address

Data

Receiver

Transmitter

A =No Acknowledge(SDA High)

A = Acknowledge

S=StartCondition

P =StopCondition

W=Write

R=Read

R0008-01

TMDS261B

www.ti.com

SLLS987A

– SEPTEMBER 2009 – REVISED JULY 2011

Figure 53. I2C Address, Data Cycle(s), and Stop

During a write cycle, the transmitting device must not drive the SDA signal line during the acknowledge cycle so

that the receiving device may drive the SDA signal low. After each byte transfer following the address byte, the

receiving device pulls the SDA line low for one SCL clock cycle. A stop condition is initiated by the transmitting

device after the last byte is transferred. An example of a write cycle can be found in Figure 54 and Figure 55.

Note that the TMDS261B allows multiple write transfers to occur. See the Example

– Writing to the TMDS261

section for more information.

During a read cycle, the slave receiver acknowledges the initial address byte if it decodes the address as its

address. Following this initial acknowledge by the slave, the master device becomes a receiver and

acknowledges data bytes sent by the slave. When the master has received all of the requested data bytes from

the slave, the not-acknowledge (A) condition is initiated by the master by keeping the SDA signal high just before

it asserts the stop (P) condition. This sequence terminates a read cycle as shown in Figure 56 and Figure 57.

See the Example

– Reading from the TMDS261 section for more information.

Figure 54. I2C Write Cycle

Figure 55. Multiple-Byte Write Transfer

Figure 56. I2C Read Cycle

TMDS261BPAGR Datasheet(PDF) 37 Page - Texas Instruments

TMDS261BPAGR Datasheet(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL