| Electronic Components Datasheet Search |
|
TPS70751MPWPREP Datasheet(PDF) 29 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TPS70751MPWPREP Datasheet(HTML) 29 Page - Texas Instruments |
|
29 / 41 page ![]() www.ti.com Split Voltage DSP Application 1.8V V IN1 V IN2 EN SEQ V OUT1 V SENSE1 PG1 MR2 RESET MR1 V SENSE2 V OUT2 TPS70751PWP 5V 3.3V I/O MR1 Core 0.1 F m RESET 10 F m 10 F m DSP MR2 PG1 EN 250kW >2V <0.7V 250kW >2V <0.7V >2V <0.7V 0.1 F m 83% 95% 120ms EN V OUT2 (Core) PG1 RESET SEQ 95% 83% V OUT1 (I/O) NOTE: A.t1 TimeatwhichbothV andV aregreaterthanthePGthresholdsand islogichigh. - OUT1 OUT2 MR1 t1 (seeNote A) TPS70751-EP DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATOR WITH POWER-UP SEQUENCING FOR SPLIT-VOLTAGE DSP SYSTEMS SLVS718 – DECEMBER 2006 APPLICATION INFORMATION (continued) Figure 38 shows a typical application where the TPS70751 is powering up a DSP. In this application, by grounding the SEQ pin, VOUT1(I/O) is powered up first, and then VOUT2(core) is powered up. Figure 38. Application Timing Diagram (SEQ = Low) 29 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |