| Electronic Components Datasheet Search |
|
SPC560D40L1 Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC560D40L1 Datasheet(HTML) 55 Page - STMicroelectronics |
|
55 / 82 page ![]() SPC560D30x, SPC560D40x Electrical characteristics Doc ID 16315 Rev 5 55/82 4.14 FMPLL electrical characteristics The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver. VIH SR P Input high level CMOS (Schmitt Trigger) Oscillator bypass mode 0.65VDD —VDD+0.4 V VIL SR P Input low level CMOS (Schmitt Trigger) Oscillator bypass mode −0.4 — 0.35VDD V 1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 to 125 °C, unless otherwise specified. 2. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals). Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued) Symbol C Parameter Conditions(1) Value Unit Min Typ Max Table 38. FMPLL electrical characteristics Symbol C Parameter Conditions(1) Value(2) Unit Min Typ Max fPLLIN SR — FMPLL reference clock(3) —4 — 48 MHz ΔPLLIN SR — FMPLL reference clock duty cycle(3) —40 — 60 % fPLLOUT CC D FMPLL output clock frequency — 16 — 48 MHz fVCO (4) CC P VCO frequency without frequency modulation —256 — 512 MHz VCO frequency with frequency modulation —245 — 533 fCPU SR — System clock frequency — — — 48 MHz fFREE CC P Free-running frequency — 20 — 150 MHz tLOCK CC P FMPLL lock time Stable oscillator (fPLLIN = 16 MHz) — 40 100 µs ΔtLTJIT CC — FMPLL long term jitter fPLLIN = 16 MHz (resonator), fPLLCLK at 48 MHz, 4000 cycles — — 10 ns IPLL CC C FMPLL consumption TA = 25 °C — — 4 mA 1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 to 125 °C, unless otherwise specified. 2. All values need to be confirmed during device validation. 3. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify fPLLIN and ΔPLLIN. 4. Frequency modulation is considered ±4%. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |