EVAL-ADM1026EB datasheet(4/56 Pages) AD

4 / 56 page

ADM1026

Rev. A | Page 4 of 56

Parameter

Min

Typ

Max

Test Conditions/Comments

Unit

High Level Output Leakage Current, IOH

0.1

VOUT = VCC

µA

Output Low Voltage, VOL

0.4

IOUT = −3.0 mA, VCC = 3.3 V

PWM Output Frequency

DIGITAL OUTPUTS (INT, RESETMAIN, RESETBY)

Output Low Voltage, VOL

0.4

IOUT = −3.0 mA, VCC = 3.3 V

RESET Pulse Width

140

180

240

OPEN DRAIN SERIAL DATABUS OUTPUT (SDA)

Output Low Voltage, VOL

0.4

IOUT = –3.0 mA, VCC = 3.3 V

High Level Output Leakage Current, IOH

0.1

VOUT = VCC

µA

SERIAL BUS DIGITAL INPUTS (SCL, SDA)

Input High Voltage, VIH

2.2

Input Low Voltage, VIL

0.8

Hysteresis

500

DIGITAL INPUT LOGIC LEVELS (ADD, CI, FAN 0 to 7, GPIO 0 to 16)7, 8

Input High Voltage, VIH

2.4

VCC = 3.3 V

Input Low Voltage, VIL

0.8

VCC = 3.3 V

Hysteresis (Fan 0 to 7)

250

VCC = 3.3 V

RESETMAIN, RESETSTBY

RESETMAIN Threshold

2.89

2.94

2.97

Falling voltage

RESETSBY Threshold

3.01

3.05

3.10

Falling voltage

RESETMAIN Hysteresis

RESETSTBY Hysteresis

DIGITAL INPUT CURRENT

Input High Current, IIH

–1

VIN = VCC

µA

Input Low Current, IIL

VIN = 0

µA

Input Capacitance, CIN

EEPROM RELIABILITY

Endurance9

100

700

kcycles

Data Retention10

Years

SERIAL BUS TIMING

See Figure 2 for all parameters.

Clock Frequency, fSCLK

400

kHz

Glitch Immunity, tSW

Bus Free Time, tBUF

4.7

µs

Start Setup Time, tSU; STA

4.7

µs

Start Hold Time, tHD; STA

µs

SCL Low Time, tLOW

4.7

µs

SCL High Time, tHIGH

µs

SCL, SDA Rise Time, tr

1000

SCL, SDA Fall Time, tf

300

Data Setup Time, tSU; DAT

250

Data Hold Time, tHD; DAT

300

1 All voltages are measured with respect to GND, unless otherwise specified.

2 Typicals are at TA = 25°C and represent the most likely parametric norm. Shutdown current typ is measured with VCC = 3.3 V.

3 Timing specifications are tested at logic levels of VIL = 0.8 V for a falling edge and VIH = 2.1 V for a rising edge.

4 Total unadjusted error (TUE) includes offset, gain, and linearity errors of the ADC, multiplexer, and on-chip input attenuators. VBAT is accurate only for VBAT voltages

greater than 1.5 V (see Figure 15).

5 Total analog monitoring cycle time is nominally 273 ms, made up of 18 ms × 11.38 ms measurements on analog input and internal temperature channels, and

2 ms × 34.13 ms measurements on external temperature channels.

6 The total fan count is based on two pulses per revolution of the fan tachometer output. The total fan monitoring time depends on the number of fans connected and

the fan speed. See the Fan Speed Measurement section for more details.

7 ADD is a three-state input that may be pulled high, low, or left open-circuit.

8 Logic inputs accept input high voltages up to 5 V even when device is operating at supply voltages below 5 V.

9 Endurance is qualified to 100,000 cycles as per JEDEC Std. 22 method A117, and measured at −40°C, +25°C, and +85°C. Typical endurance at +25°C is 700,000 cycles.

10 Retention lifetime equivalent at junction temperature (TJ ) = 55°C as per JEDEC Std. 22 method A117. Retention lifetime based on an activation energy of 0.6 V

derates with junction temperature as shown in Figure 16.

EVAL-ADM1026EB Datasheet(PDF) 4 Page - Analog Devices

EVAL-ADM1026EB Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL