Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

EVAL-ADM1026EB Datasheet(PDF) 30 Page - Analog Devices

Part # EVAL-ADM1026EB
Description  Complete Thermal and System Management Controller
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

EVAL-ADM1026EB Datasheet(HTML) 30 Page - Analog Devices

Back Button EVAL-ADM1026EB Datasheet HTML 26Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 27Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 28Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 29Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 30Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 31Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 32Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 33Page - Analog Devices EVAL-ADM1026EB Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 56 page
background image
ADM1026
Rev. A | Page 30 of 56
1 = OUT
OF LIMIT
INT ENABLE
INT CLEAR
INT
INT TEMP
VBAT
AIN8
THERM
AFC
RESERVED
CI
GPIO16
EXT1 TEMP
EXT 2 TEMP
3.3V STBY
3.3V MAIN
+5V
VCCP
+12V
–12V
FAN0
FAN1
FAN2
FAN3
FAN4
FAN5
FAN6
FAN7
FROM FAN SPEED
VALUE AND
LIMIT REGISTERS
1 = OUT
OF LIMIT
VALUE
HIGH LIMIT
GPIO0 TO GPIO7
GPIO8 TO GPIO15
MASKING DATA
FROM SMBus
MASKING DATA
FROM SMBus
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
HIGH LIMIT
LOW LIMIT
VALUE
FROM ANALOG/TEMP
VALUE AND LIMIT
REGISTERS
MASK GATING
× 8
STATUS
BIT
MASK
BIT
MASK DATA FROM
SMBus (SAME BIT
NAMES AND ORDER
AS STATUS BITS)
LATCH
RESET
IN
OUT
CI
GPIO16
MASK GATING
× 8
STATUS
BIT
MASK
BIT
MASK GATING
× 8
STATUS
BIT
MASK
BIT
MASK GATING
× 8
STATUS
BIT
MASK
BIT
MASK GATING
× 8
STATUS
BIT
MASK
BIT
MASK GATING
× 8
STATUS
BIT
MASK
BIT
MASK
REGISTER
1
0
1
2
3
4
5
6
7
MASK
REGISTER
2
0
1
2
3
4
5
6
7
MASK
REGISTER
4
0
1
2
3
4
5
6
7
MASK
REGISTER
3
0
1
2
3
4
5
6
7
MASK DATA FROM
SMBus (SAME BIT
NAMES AND ORDER
AS STATUS BITS)
MASK DATA FROM
SMBus (SAME BIT
NAMES AND ORDER
AS STATUS BITS)
MASK DATA FROM
SMBus (SAME BIT
NAMES AND ORDER
AS STATUS BITS)
LATCH
RESET
IN
OUT
MASK REGISTER 5
MASK REGISTER 6
STATUS REGISTER 6
STATUS REGISTER 5
Figure 53. Interrupt Structure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com