PIC24F32KA302 datasheet(52/364 Pages) MICROCHIP

52 / 364 page

 2011-2013 Microchip Technology Inc.

DS39995D-page 52

PIC24FV32KA304 FAMILY

TABLE 4-27:

PROGRAM SPACE ADDRESS CONSTRUCTION

FIGURE 4-5:

DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

Access Type

Access

Space

Program Space Address

<23>

<22:16>

<15>

<14:1>

<0>

Instruction Access

(Code Execution)

User

PC<22:1>

0xx xxxx xxxx xxxx xxxx xxx0

TBLRD/TBLWT

(Byte/Word Read/Write)

User

TBLPAG<7:0>

Data EA<15:0>

0xxx xxxx

xxxx xxxx xxxx xxxx

Configuration

TBLPAG<7:0>

Data EA<15:0>

1xxx xxxx

xxxx xxxx xxxx xxxx

Program Space Visibility

(Block Remap/Read)

User

PSVPAG<7:0>(2)

Data EA<14:0>(1)

xxxx xxxx

xxx xxxx xxxx xxxx

Note 1:

Data EA<15> is always ‘1’ in this case, but is not used in calculating the program space address. Bit 15 of

the address is PSVPAG<0>.

PSVPAG can have only two values (‘00’ to access program memory and FF to access data EEPROM) in

the PIC24FV32KA304 family.

Program Counter

23 Bits

PSVPAG

8 Bits

15 Bits

Program Counter(1)

Select

TBLPAG

8 Bits

16 Bits

Byte Select

1/0

User/Configuration

Table Operations(2)

Program Space Visibility(1)

Space Select

24 Bits

23 Bits

(Remapping)

1/0

Note 1:

The LSb of program space addresses is always fixed as ‘0’ in order to maintain word alignment of data in the

program and data spaces.

Table operations are not required to be word-aligned. Table read operations are permitted in the configuration

memory space.

PIC24F32KA302 Datasheet(PDF) 52 Page - Microchip Technology

PIC24F32KA302 Datasheet(HTML) 52 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL