PIC24F32KA302-ISLASHML datasheet(65/364 Pages) MICROCHIP

65 / 364 page

 2011-2013 Microchip Technology Inc.

DS39995D-page 65

PIC24FV32KA304 FAMILY

6.3

NVM Address Register

As with Flash program memory, the NVM Address

registers, NVMADRU and NVMADR, form the 24-bit

Effective Address (EA) of the selected row or word for

data EEPROM operations. The NVMADRU register is

used to hold the upper 8 bits of the EA, while the

NVMADR register is used to hold the lower 16 bits of

the EA. These registers are not mapped into the

Special Function Register (SFR) space. Instead, they

directly capture the EA<23:0> of the last table write

instruction that has been executed and selects the data

EEPROM row to erase. Figure 6-1 depicts the program

memory EA that is formed for programming and erase

operations.

Like program memory operations, the Least Significant

bit (LSb) of NVMADR is restricted to even addresses.

This is because any given address in the data EEPROM

space consists of only the lower word of the program

memory width; the upper word, including the uppermost

“phantom byte”, are unavailable. This means that the

LSb of a data EEPROM address will always be ‘0’.

Similarly, the Most Significant bit (MSb) of NVMADRU

is always ‘0’, since all addresses lie in the user program

space.

FIGURE 6-1:

DATA EEPROM

ADDRESSING WITH

TBLPAG AND NVM

ADDRESS REGISTERS

6.4

Data EEPROM Operations

The EEPROM block is accessed using table read and

write operations similar to those used for program

memory. The TBLWTH and TBLRDH instructions are not

required for data EEPROM operations since the

memory is only 16 bits wide (data on the lower address

is valid only). The following programming operations

can be performed on the data EEPROM:

• Erase one, four or eight words

• Bulk erase the entire data EEPROM

• Write one word

• Read one word

The library procedures are used in the code examples

detailed in the following sections. General descriptions

of each process are provided for users who are not

using the C30 compiler libraries.

24-Bit PM Address

TBLPAG

NVMADR

W Register EA

7Fh

xxxxh

NVMADRU

Note 1: Unexpected results will be obtained if the

user attempts to read the EEPROM while

a programming or erase operation is

underway.

2: The C30 C compiler includes library pro-

cedures to automatically perform the

table read and table write operations,

manage the Table Pointer and write buf-

fers, and unlock and initiate memory

write sequences. This eliminates the

need to create assembler macros or time

critical routines in C for each application.

PIC24F32KA302-I/ML Datasheet(PDF) 65 Page - Microchip Technology

PIC24F32KA302-I/ML Datasheet(HTML) 65 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL