Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

EP610DM/B Datasheet(PDF) 6 Page - Rochester Electronics

Part # EP610DM/B
Description  High-performance, 16-macrocell Classic EPLD Pipelined data rates of up to 100 MHz
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ROCHESTER [Rochester Electronics]
Direct Link  http://www.rocelec.com/
Logo ROCHESTER - Rochester Electronics

EP610DM/B Datasheet(HTML) 6 Page - Rochester Electronics

  EP610DM/B Datasheet HTML 1Page - Rochester Electronics EP610DM/B Datasheet HTML 2Page - Rochester Electronics EP610DM/B Datasheet HTML 3Page - Rochester Electronics EP610DM/B Datasheet HTML 4Page - Rochester Electronics EP610DM/B Datasheet HTML 5Page - Rochester Electronics EP610DM/B Datasheet HTML 6Page - Rochester Electronics EP610DM/B Datasheet HTML 7Page - Rochester Electronics EP610DM/B Datasheet HTML 8Page - Rochester Electronics EP610DM/B Datasheet HTML 9Page - Rochester Electronics  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
EP610
Specification Number EP610-CI (AT) REV -
Page 6 of 9
AC Operating Conditions: EP610-15 & EP610-20
EP610-15
EP610-15T
EP610-20
EP610-20T
Non-Turbo
Adder
Symbol
Parameter
Conditions Min Max Min Max
Unit
tPD1
Input to non-registered output
C1 = 35 pF
15
20
20
ns
tPD2
I/O input to non-registered output
C1 = 35 pF
17
22
20
ns
tPZX
Input to output enable
C1 = 35 pF
15
20
20
ns
tPXZ
Input to output disable
C1 = 5 pF
15
20
20
ns
tCLR
Asynchronous output clear time
C1 = 35 pF
15
20
20
ns
tIO
I/O input pad and buffer delay
2
2
0
ns
fMAX
Maximum clock frequency
83.3
62.5
0
MHz
tSU
Global clock input setup time
9
11
20
ns
tH
Global clock input hold time
0
0
0
ns
tCH
Global clock high time
6
8
0
ns
tCL
Global clock low time
6
8
0
ns
tCO1
Global clock to output delay
11
13
0
ns
tCNT
Global clock minimum period
12
16
0
ns
fCNT
Global clock internal maximum frequency
83.3
62.5
0
MHz
tASU
Array clock input setup time
6
8
20
ns
tAH
Array clock input hold time
6
8
0
ns
tACH
Array clock high time
7
9
0
ns
tACL
Array clock low time
7
9
0
ns
tACO1
Array clock to output delay
15
20
20
ns
tACNT
Array clock minimum period
14
18
0
ns
fACNT
Array clock internal maximum frequency
71.4
55.6
0
MHz



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com