Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP610DM/B Datasheet(PDF) 9 Page - Rochester Electronics

Part # EP610DM/B
Description  High-performance, 16-macrocell Classic EPLD Pipelined data rates of up to 100 MHz
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ROCHESTER [Rochester Electronics]
Direct Link  http://www.rocelec.com/
Logo ROCHESTER - Rochester Electronics

EP610DM/B Datasheet(HTML) 9 Page - Rochester Electronics

  EP610DM/B Datasheet HTML 1Page - Rochester Electronics EP610DM/B Datasheet HTML 2Page - Rochester Electronics EP610DM/B Datasheet HTML 3Page - Rochester Electronics EP610DM/B Datasheet HTML 4Page - Rochester Electronics EP610DM/B Datasheet HTML 5Page - Rochester Electronics EP610DM/B Datasheet HTML 6Page - Rochester Electronics EP610DM/B Datasheet HTML 7Page - Rochester Electronics EP610DM/B Datasheet HTML 8Page - Rochester Electronics EP610DM/B Datasheet HTML 9Page - Rochester Electronics  
Zoom Inzoom in Zoom Outzoom out
 9 / 9 page
background image
EP610
Specification Number EP610-CI (AT) REV -
Page 9 of 9
AC Operating Conditions: EP610I Note (1)
EP610I-10 EP610I-15 EP610I-25 Non-Turbo
Adder
Symbol
Parameter
Min Max Min Max Min Max
Unit
tPD1
Input to non-registered output, Note (2)
10
15
25
25
ns
tPD2
I/O input to non-registered output, Note (2)
10
15
25
25
ns
tPZX
Input to output enable
15
18
25
25
ns
tPXZ
Input to output disable, Note (3)
13
18
25
25
ns
tCLR
Asynchronous output clear time
13
18
25
25
ns
fMAX
Maximum clock frequency
111
83.3
66
0
MHz
tSU
Global clock input setup time
7
12
15
25
ns
tH
Global clock input hold time
0
0
0
0
ns
tCH
Global clock high time
5
6
7.5
0
ns
tCL
Global clock low time
5
6
7.5
0
ns
tCO1
Global clock to output delay
6.5
8
10
0
ns
tCNT
Global clock minimum period
10
15
25
25
ns
fCNT
Global clock internal maximum frequency,
Note (4)
100
66
40
0
MHz
tASU
Array clock input setup time
2
4
5
25
ns
tAH
Array clock input hold time
3
6
8
0
ns
tACH
Array clock high time
5
7.5
10
0
ns
tACL
Array clock low time
5
7.5
10
0
ns
tACO1
Array clock to output delay
12
16
25
25
ns
tACNT
Array clock minimum period, Note (4)
10
15
25
25
ns
fACNT
Array clock internal maximum frequency,
Note (4)
100
66
40
0
MHz
Notes to tables:
(1) Operating conditions: VCC = 5 V ± 5%, TA = 0° C to 70° C for commercial use.
VCC = 5 V ± 10%, TA = -40° C to 85° C for industrial use.
(2) Measured with eight outputs switching.
(3) Sample-tested only for an output change of 500 mV.
(4) Measured with a device programmed as a 16-bit counter.
Rochester Electronics guarantees performance of its semiconductor products to the original OEM specifications. “Typical” values are for reference purposes
only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. Rochester Electronics reserves
the right to make changes without further notice to any specification herein.



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com