Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

82576EB Datasheet(PDF) 23 Page - Intel Corporation

Part # 82576EB
Description  Intel짰 82576EB Gigabit Ethernet Controller Specification Update
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82576EB Datasheet(HTML) 23 Page - Intel Corporation

Back Button 82576EB Datasheet HTML 19Page - Intel Corporation 82576EB Datasheet HTML 20Page - Intel Corporation 82576EB Datasheet HTML 21Page - Intel Corporation 82576EB Datasheet HTML 22Page - Intel Corporation 82576EB Datasheet HTML 23Page - Intel Corporation 82576EB Datasheet HTML 24Page - Intel Corporation 82576EB Datasheet HTML 25Page - Intel Corporation 82576EB Datasheet HTML 26Page - Intel Corporation 82576EB Datasheet HTML 27Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 34 page
background image
Intel® 82576EB GbE Controller - Errata
Revision: 2.85
Intel® 82576EB GbE Controller
September 2012
Specification Update
23
The correct action is to report poisoned requests per function.
Workaround: None.
Status:
A1, A2 NoFix
▼ Return to Summary
8. Internal Copper PHY: 10BASE-T IDL Template Failure
Problem:
The 10BASE-T TP_IDL waveform fails the template test on twisted-pair model combined
with test load 2.
Implication: Specification violation. There is no impact on system level performance.
Workaround: None.
Status:
A1, A2 NoFix
▼ Return to Summary
9. Internal Copper PHY: 10BASE-T Link Pulse Hits Template Mask Due To Voltage Ripple/Glitch
Problem:
The 10BASE-T link pulse touches the specification template due to a voltage ripple/glitch.
Implication: Specification violation. There is no effect at system level.
Workaround: None.
Status:
A1, A2 NoFix
▼ Return to Summary
10. MAC: Wakeup Event Occurs On Magic Packet That Doesn't Pass Address Filter
Problem:
If the 82576 receives an magic packet that doesn’t pass address filtering, it generates a
wakeup event upon receiving the next packet if the next received packet (non-magic
packet) is accepted according to the address filtering scheme.
Implication: The device may wake the system on a non-wakeup packet.
Workaround: None.
Status:
A1, A2 NoFix
▼ Return to Summary
11. PCIe: L0s Exit Latency In Link Capabilities Register Not Updated For Common Clock Configuration
Problem:
L0s Exit Latency from the Link Capabilities register (0xAC) remains the same, whether
the Link Control register’s Common Clock Configuration bit is set or not.
Implication: This function remains in the default (non-common mode).
Workaround: None.
Status:
A1, A2 NoFix
▼ Return to Summary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com