JS28F256P30B95A datasheet(24/97 Pages) MICRON

24 / 97 page

P30

Datasheet

August 2008

306666-12

6.0

Command Set

6.1

Device Command Codes

The system CPU provides control of all in-system read, write, and erase operations of

the device via the system bus. The on-chip Write State Machine (WSM) manages all

block-erase and word-program algorithms.

Device commands are written to the Command User Interface (CUI) to control all flash

memory device operations. The CUI does not occupy an addressable memory location;

it is the mechanism through which the flash device is controlled.

Table 11: Command Codes and Definitions (Sheet 1 of 2)

Mode

Code

Device Mode

Description

Read

0xFF

Read Array

Places the device in Read Array mode. Array data is output on DQ[15:0].

0x70

Read Status

Places the device in Read Status Register mode. The device enters this mode

after a program or erase command is issued. Status Register data is output

on DQ[7:0].

0x90

Read Device ID

or Configuration

Places device in Read Device Identifier mode. Subsequent reads output

manufacturer/device codes, Configuration Register data, Block Lock status,

or Protection Register data on DQ[15:0].

0x98

Read CFI

Places the device in Read CFI mode. Subsequent reads output Common Flash

Interface information on DQ[7:0].

0x50

Clear Status

The WSM can only set Status Register error bits. The Clear Status Register

command is used to clear the SR error bits.

Write

0x40

Word Program

Setup

First cycle of a 2-cycle programming command; prepares the CUI for a write

operation. On the next write cycle, the address and data are latched and the

WSM executes the programming algorithm at the addressed location. During

program operations, the device responds only to Read Status Register and

Program Suspend commands. CE# or OE# must be toggled to update the

Status Register in asynchronous read. CE# or ADV# must be toggled to

update the Status Register Data for synchronous Non-array reads. The Read

Array command must be issued to read array data after programming has

finished.

Write

0x10

Alternate Word

Program Setup

Equivalent to the Word Program Setup command, 0x40.

0xE8

Buffered Program

This command loads a variable number of words up to the buffer size of 32

words onto the program buffer.

0xD0

Buffered Program

Confirm

The confirm command is Issued after the data streaming for writing into the

buffer is done. This instructs the WSM to perform the Buffered Program

algorithm, writing the data from the buffer to the flash memory array.

0x80

BEFP Setup

First cycle of a 2-cycle command; initiates Buffered Enhanced Factory

Program mode (BEFP). The CUI then waits for the BEFP Confirm command,

0xD0, that initiates the BEFP algorithm. All other commands are ignored

when BEFP mode begins.

0xD0

BEFP Confirm

If the previous command was BEFP Setup (0x80), the CUI latches the

address and data, and prepares the device for BEFP mode.

JS28F256P30B95A Datasheet(PDF) 24 Page - Micron Technology

JS28F256P30B95A Datasheet(HTML) 24 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL