JS28F256P33BFE datasheet(53/90 Pages) MICRON

53 / 90 page

Datasheet

Aug 2009

Order Number:320003-08

P33-65nm

Notes:

WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either

during or one data cycle before valid data.

This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by

CE# deassertion after the first word in the burst.

Notes:

WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either

during or one data cycle before valid data.

At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is

not 4-word boundary aligned. See

Section 11.1.3, “End of Word Line (EOWL) Considerations” on

page 37 for more information

Figure 20: Synchronous Single-Word Array or Non-array Read Timing

Figure 21: Continuous Burst Read, showing an Output Delay Timing

R312

R305

R304

R17

R307

R15

R303

R102

R104

R106

R101

R104

R105

R306

R301

CLK [C]

Address [A]

ADV# [V]

CE# [E]

OE# [G]

WAIT [T]

Data [D/Q]

R305

R304

R312

R307

R15

R303

R102

R106

R105

R101

R304

R306

R302

R301

CLK [C]

Address [A]

ADV# [V]

CE# [E]

OE# [G]

WAIT [T]

Data [D/Q]

JS28F256P33BFE Datasheet(PDF) 53 Page - Micron Technology

JS28F256P33BFE Datasheet(HTML) 53 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL