JS28F256P33BFE datasheet(41/90 Pages) MICRON

41 / 90 page

Datasheet

Aug 2009

Order Number:320003-08

P33-65nm

The OTP Registers contain OTP bits; when programmed, PR bits cannot be erased. Each

OTP Register can be accessed multiple times to program individual bits, as long as the

Each OTP Register has an associated Lock Register bit. When a Lock Register bit is

programmed, the associated OTP Register can only be read; it can no longer be

programmed. Additionally, because the Lock Register bits themselves are OTP, when

programmed, Lock Register bits cannot be erased. Therefore, when a OTP Register is

locked, it cannot be unlocked.

11.2.1

Reading the OTP Registers

The OTP Registers can be read from any address. To read the OTP Register, first issue

the Read Device Identifier command at any address to place the device in the Read

Device Identifier state (see Section 6.2, “Device Command Bus Cycles” on page 18).

Next, perform a read operation using the address offset corresponding to the register

to be read. Table 8, “Device Identifier Information” on page 22 shows the address

offsets of the OTP Registers and Lock Registers. PR data is read 16 bits at a time.

Figure 12: OTP Register Map

0x89

Lock Register 1

15 14 13 12 11 10 9

0x102

0x109

0x8A

0x91

128-bit Protection Register 16

(User-Programmable)

128-bit Protection Register 1

(User-Programmable)

0x88

0x85

64-bit Segment

(User-Programmable)

0x84

0x81

0x80

Lock Register 0

64-bit Segment

(Factory-Programmed)

15 14 13 12 11 10 9

128-Bit Protection Register 0

JS28F256P33BFE Datasheet(PDF) 41 Page - Micron Technology

JS28F256P33BFE Datasheet(HTML) 41 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL