Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSPIC33FJ32GP302TH/SP Datasheet(PDF) 198 Page - Microchip Technology

Part # DSPIC33FJ32GP302TH/SP
Description  High-Performance, 16-bit Digital Signal Controllers
PDF  403 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ32GP302TH/SP Datasheet(HTML) 198 Page - Microchip Technology

Back Button DSPIC33FJ32GP302TH/SP Datasheet HTML 194Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 195Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 196Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 197Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 198Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 199Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 200Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 201Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 202Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 403 page
background image
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
DS70292D-page 198
Preliminary
 2009 Microchip Technology Inc.
15.1
Output Compare Modes
Configure the Output Compare modes by setting the
appropriate Output Compare Mode (OCM<2:0>) bits in
the Output Compare Control (OCxCON<2:0>) register.
Table 15-1 lists the different bit settings for the Output
Compare modes. Figure 15-2 illustrates the output
compare operation for various modes. The user appli-
cation must disable the associated timer when writing
to the output compare control registers to avoid mal-
functions.
TABLE 15-1:
OUTPUT COMPARE MODES
FIGURE 15-2:
OUTPUT COMPARE OPERATION
Note 1: Only OC1 and OC2 can trigger a DMA
data transfer.
2: See Section 13. “Output Compare” in
the “dsPIC33F/PIC24H Family Reference
Manual”
(DS70209)
for
OCxR
and
OCxRS register restrictions.
OCM<2:0>
Mode
OCx Pin Initial State
OCx Interrupt Generation
000
Module Disabled
Controlled by GPIO register
—
001
Active-Low One-Shot
0
OCx Rising edge
010
Active-High One-Shot
1
OCx Falling edge
011
Toggle Mode
Current output is maintained
OCx Rising and Falling edge
100
Delayed One-Shot
0
OCx Falling edge
101
Continuous Pulse mode
0
OCx Falling edge
110
PWM mode without fault
protection
0
, if OCxR is zero
1
, if OCxR is non-zero
No interrupt
111
PWM mode with fault protection 0, if OCxR is zero
1
, if OCxR is non-zero
OCFA Falling edge for OC1 to OC4
OCxRS
TMRy
OCxR
Timer is reset on
period match
Continuous Pulse Mode
(OCM = 101)
PWM Mode
(OCM = 110 or 111)
Active-Low One-Shot
(OCM = 001)
Active-High One-Shot
(OCM = 010)
Toggle Mode
(OCM = 011)
Delayed One-Shot
(OCM = 100)
Output Compare
Mode enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com