Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9974BBCZ Datasheet(PDF) 41 Page - Analog Devices

Part # AD9974BBCZ
Description  Dual-Channel, 14-Bit, CCD Signal Processor with Precision Timing Core
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9974BBCZ Datasheet(HTML) 41 Page - Analog Devices

Back Button AD9974BBCZ Datasheet HTML 37Page - Analog Devices AD9974BBCZ Datasheet HTML 38Page - Analog Devices AD9974BBCZ Datasheet HTML 39Page - Analog Devices AD9974BBCZ Datasheet HTML 40Page - Analog Devices AD9974BBCZ Datasheet HTML 41Page - Analog Devices AD9974BBCZ Datasheet HTML 42Page - Analog Devices AD9974BBCZ Datasheet HTML 43Page - Analog Devices AD9974BBCZ Datasheet HTML 44Page - Analog Devices AD9974BBCZ Datasheet HTML 45Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 52 page
background image
AD9974
Rev. A | Page 41 of 52
UPDATING OF REGISTER VALUES
The internal registers of the AD9974 are updated at different
times, depending on the particular register.
Table 21 summarizes the three types of register updates. The
tables in the Complete Register Listing section also contain a
column with update type to identify when each register is updated.
•
SCK Updated—Some of the registers are updated immediately
as the 28th data bit (D27) is written. These registers are
used for functions that do not require gating with the next
VD boundary, such as power-up and reset functions.
•
VD Updated—Many of the registers are updated at the
next VD falling edge. By updating these values at the next
VD edge, the current field is not corrupted, and the new
register values are applied to the next field. The VD update
can be further delayed past the VD falling edge by using
UPDATE Register Address 0x17. This delays the VD-updated
register updates to any HD line in the field. Note that the
field registers are not affected by the UPDATE register.
•
SCP Updated—All of the H-pattern group registers are
updated at the next SCP when they are used.
Table 21. Register Update Types
Update Type
Description
SCK Updated
Register is immediately updated when the 28th data bit (D27) is clocked in.
VD Updated
Register is updated at the VD falling edge. VD-updated registers can be delayed further by using the UPDATE register at
Address 0x17. Field registers are not affected by the UPDATE register.
SCP Updated
Register is updated at the next SCP when the register is used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com