DSPIC30F5015 datasheet(142/234 Pages) MICROCHIP

142 / 234 page

dsPIC30F5015/5016

DS70149E-page 142

20.4

Programming the Start of

Conversion Trigger

The conversion trigger will terminate acquisition and

start the requested conversions.

The SSRC<2:0> bits select the source of the

conversion trigger.

The SSRC bits provide for up to five alternate sources

of conversion trigger.

When SSRC<2:0> = 000, the conversion trigger is

under software control. Clearing the SAMP bit will

cause the conversion trigger.

When SSRC<2:0> = 111 (Auto-Start mode), the con-

version trigger is under A/D clock control. The SAMC

bits select the number of A/D clocks between the start

of acquisition and the start of conversion. This provides

the fastest conversion rates on multiple channels.

SAMC must always be at least one clock cycle.

Other trigger sources can come from timer modules,

Motor Control PWM module, or external interrupts.

20.5

Aborting a Conversion

Clearing the ADON bit during a conversion will abort

the current conversion and stop the sampling sequenc-

ing. The ADCBUF will not be updated with the partially

completed A/D conversion sample. That is, the

ADCBUF will continue to contain the value of the last

completed conversion (or the last value written to the

ADCBUF register).

If the clearing of the ADON bit coincides with an

auto-start, the clearing has a higher priority.

After the A/D conversion is aborted, a 2 TAD wait is

required before the next sampling may be started by

setting the SAMP bit.

If sequential sampling is specified, the A/D will continue

at the next sample pulse which corresponds with the next

channel converted. If simultaneous sampling is specified,

the A/D will continue with the next multichannel group

conversion sequence.

20.6

Selecting the A/D Conversion

Clock

The A/D conversion requires 12 TAD. The source of the

A/D conversion clock is software selected using a 6-bit

counter. There are 64 possible options for TAD.

EQUATION 20-1:

A/D CONVERSION CLOCK

The internal RC oscillator is selected by setting the

ADRC bit.

For correct A/D conversions, the A/D conversion clock

(TAD) must be selected to ensure a minimum TAD time

of 83.33 nsec (for VDD = 5V). Refer to Section 24.0

“Electrical Characteristics” for minimum TAD under

other operating conditions.

Example 20-1 shows a sample calculation for the

ADCS<5:0> bits, assuming a device operating speed

of 30 MIPS.

EXAMPLE 20-1:

A/D CONVERSION CLOCK

CALCULATION

20.7

ADC Speeds

The dsPIC30F 10-bit ADC specifications permit a

maximum

Msps

sampling

rate.

Table 20-1

summarizes the conversion speeds for the dsPIC30F

10-bit ADC and the required operating conditions.

Note:

To operate the ADC at the maximum

specified conversion speed, the Auto-

Convert Trigger option should be selected

(SSRC = 111) and the Auto-Sample Time

bits

should

set

TAD

(SAMC = 00001). This configuration will

give a total conversion period (sample +

convert) of 13 TAD.

The use of any other conversion trigger will

result

additional

TAD

cycles

synchronize the external event to the ADC.

TAD = TCY * (0.5*(ADCS<5:0> +1))

ADCS<5:0> = 2

– 1

TAD

TCY

TAD = 84 nsec

ADCS<5:0> = 2

– 1

TAD

TCY

TCY = 33 nsec (30 MIPS)

= 2 •

– 1

84 nsec

33 nsec

= 4.09

Therefore,

Set ADCS<5:0> = 5

Actual TAD =

(ADCS<5:0> + 1)

TCY

(9 + 1)

33 nsec

= 99 nsec

DSPIC30F5015 Datasheet(PDF) 142 Page - Microchip Technology

DSPIC30F5015 Datasheet(HTML) 142 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL