Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DM3725CBC Datasheet(PDF) 257 Page - Texas Instruments

Click here to check the latest version.
Part # DM3725CBC
Description  Digital Media Processors
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DM3725CBC Datasheet(HTML) 257 Page - Texas Instruments

Back Button DM3725CBC Datasheet HTML 253Page - Texas Instruments DM3725CBC Datasheet HTML 254Page - Texas Instruments DM3725CBC Datasheet HTML 255Page - Texas Instruments DM3725CBC Datasheet HTML 256Page - Texas Instruments DM3725CBC Datasheet HTML 257Page - Texas Instruments DM3725CBC Datasheet HTML 258Page - Texas Instruments DM3725CBC Datasheet HTML 259Page - Texas Instruments DM3725CBC Datasheet HTML 260Page - Texas Instruments DM3725CBC Datasheet HTML 261Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 280 page
background image
SWPS038-100
mmc1_clk
mmc1_cmd
mmc1_dat[3:0]
MMC3
MMC7
MMC4
MMC8
MMC1
MMC2
SWPS038-101
mmc1_clk
mmc1_cmd
mmc1_dat[3:0]
MMC5
MMC5
MMC6
MMC6
MMC1
MMC2
DM3730, DM3725
www.ti.com
SPRS685D
– AUGUST 2010 – REVISED JULY 2011
Figure 6-71. MMC1 Interface
—High-Speed MMC Mode—Data/Command Receive
Figure 6-72. MMC1 Interface
—High-Speed MMC Mode—Data/Command Transmit
6.6.8.1.6 MMC2 and MMC3 Interfaces
—SDIO Identification Mode
Table 6-125 and Table 6-126 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 6-73 and Figure 6-74).
Table 6-124. MMC2 and MMC3 Interfaces Timing Conditions
—SDIO Identification Mode
TIMING CONDITION PARAMETER
VALUE
UNIT
Input Conditions
tR
Input signal rise time
10
ns
tF
Input signal fall time
10
ns
Output Condition
CLOAD
Output load capacitance(1)
5
pF
(1) Buffer strength configuration: LB0 = 0
Table 6-125. MMC2 and MMC3 Interfaces Timing Requirements
—SDIO Identification Mode(1)(2)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
MMC2 and MMC3 Interface (1.8-V IO)
SD3
tsu(CMDV-CLKIH)
Setup time, mmcx_cmd valid before
1198.4
1198.4
ns
mmcx_clk rising clock edge
SD4
th(CLKIH-CMDIV)
Hold time, mmcx_cmd valid after mmcx_clk
1249.2
1249.2
ns
rising clock edge
(1) See Section 4.3.4, Processor Clocks.
(2) In mmcx, x is equal to 2 or 3.
Copyright
© 2010–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
257
Submit Documentation Feedback
Product Folder Link(s): DM3730 DM3725



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com