APA600 datasheet(58/178 Pages) ACTEL

58 / 178 page

ProASICPLUS Flash Family FPGAs

2- 48

v5.9

Global Input Buffer Delays

Table 2-39 • Worst-Case Commercial Conditions

VDDP = 3.0 V, VDD = 2.3 V, TJ = 70°C

Macro Type

Description

Max. tINYH

Max. tINYL

Units

Std.3

GL33

3.3 V, CMOS Input Levels4, No Pull-up Resistor

1.0

1.1

GL33S

3.3 V, CMOS Input Levels4, No Pull-up Resistor, Schmitt Trigger

1.0

1.1

PECL

PPECL Input Levels

1.0

1.1

Notes:

1. tINYH = Input Pad-to-Y High

2. tINYL = Input Pad-to-Y Low

3. Applies to Military ProASICPLUS devices.

4. LVTTL delays are the same as CMOS delays.

5. For LP Macros, VDDP = 2.3 V for delays.

Table 2-40 • Worst-Case Commercial Conditions

VDDP = 2.3 V, VDD = 2.3 V, TJ = 70°C

Macro Type

Description

Max. tINYH

Max. tINYL

Units

Std.3

GL25LP

2.5 V, CMOS Input Levels4, Low Power

1.1

1.0

GL25LPS

2.5 V, CMOS Input Levels4, Low Power, Schmitt Trigger

1.3

1.0

Notes:

1. tINYH = Input Pad-to-Y High

2. tINYL = Input Pad-to-Y Low

3. Applies to Military ProASICPLUS devices.

4. LVTTL delays are the same as CMOS delays.

5. For LP Macros, VDDP =2.3 V for delays.

APA600 Datasheet(PDF) 58 Page - Actel Corporation

APA600 Datasheet(HTML) 58 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL