| Electronic Components Datasheet Search |
|
A40MX02 Datasheet(PDF) 79 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
A40MX02 Datasheet(HTML) 79 Page - Microsemi Corporation |
|
79 / 142 page ![]() 40MX and 42MX FPGA Families Re vi s i on 11 1 - 75 tRENSU Read Enable Set-Up 0.6 0.7 0.8 0.9 1.3 ns tRENH Read Enable Hold 3.4 3.8 4.3 5.0 7.0 ns tWENSU Write Enable Set-Up 2.7 3.0 3.4 4.0 5.6 ns tWENH Write Enable Hold 0.0 0.0 0.0 0.0 0.0 ns tBENS Block Enable Set-Up 2.8 3.1 3.5 4.1 5.7 ns tBENH Block Enable Hold 0.0 0.0 0.0 0.0 0.0 ns Asynchronous SRAM Operations tRPD Asynchronous Access Time 8.1 9.0 10.2 12.0 16.8 ns tRDADV Read Address Valid 8.8 9.8 11.1 13.0 18.2 ns tADSU Address/Data Set-Up Time 1.6 1.8 2.0 2.4 3.4 ns tADH Address/Data Hold Time 0.0 0.0 0.0 0.0 0.0 ns tRENSUA Read Enable Set-Up to Address Valid 0.6 0.7 0.8 0.9 1.3 ns tRENHA Read Enable Hold 3.4 3.8 4.3 5.0 7.0 ns tWENSU Write Enable Set-Up 2.7 3.0 3.4 4.0 5.6 ns tWENH Write Enable Hold 0.0 0.0 0.0 0.0 0.0 ns tDOH Data Out Hold Time 1.2 1.3 1.5 1.8 2.5 ns Input Module Propagation Delays tINPY Input Data Pad-to-Y 1.0 1.1 1.3 1.5 2.1 ns tINGO Input Latch Gate-to-Output 1.4 1.6 1.8 2.1 2.9 ns tINH Input Latch Hold 0.0 0.0 0.0 0.0 0.0 ns tINSU Input Latch Set-Up 0.5 0.5 0.6 0.7 1.0 ns tILA Latch Active Pulse Width 4.7 5.2 5.9 6.9 9.7 ns Input Module Predicted Routing Delays2 tIRD1 FO = 1 Routing Delay 2.0 2.2 2.5 2.9 4.1 ns tIRD2 FO = 2 Routing Delay 2.3 2.6 2.9 3.4 4.8 ns tIRD3 FO = 3 Routing Delay 2.6 2.9 3.3 3.9 5.5 ns tIRD4 FO = 4 Routing Delay 3.0 3.3 3.8 4.4 6.2 ns tIRD8 FO = 8 Routing Delay 4.3 4.8 5.5 6.4 9.0 ns Table 1-38 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C) –3 Speed –2 Speed –1 Speed Std Speed –F Speed Parameter / Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units Notes: 1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD, whichever is appropriate. 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance. 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility. 4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time. 5. Delays based on 35 pF loading. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |