| Electronic Components Datasheet Search |
|
AM79C873 Datasheet(PDF) 11 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C873 Datasheet(HTML) 11 Page - Advanced Micro Devices |
|
11 / 44 page ![]() Am79C873 11 PRELIMINARY Clock Interface OSCI/X1 Crystal or Oscillator Input Input This pin should be connected to a 25 MHz (±50 ppm) crystal if OSC/XTL=0 or a 25 MHz (±50 ppm) external TTL oscillator input, if OSC/XTLB=1. X2 Crystal Oscillator Output Output An external 25 MHz (±50 ppm) crystal should be con- nected to this pin if OSC/XTL=0, or left unconnected if OSC/XTL=1. OSC/XTL Crystal or Oscillator Selector Pin Output OSC/XTL=0: An external 25 MHz (±50ppm) crystal should be connected to X1 and X2 pins. s OSC/XTL=1: An external 25 MHz (±50ppm) oscilla- tor should be connected to X1 and X2 should be left unconnected. CLK25M 25 MHz Clock Output Output/Z This clock is derived directly from the crystal circuit. PHY Address Interface The PHYAD[4:0] pins provide up to 32 unique PHY addresses. An address selection of all zeros (00000) will result in a PHY isolation condition. See the isolate bit description in the BMCR, address 00. PHYAD0 PHY Address 0 Input This pin provides PHY address bit 0 for multiple PHY address applications. The status of this pin is latched into Register 17, bit 8 during power up/reset. PHYAD1 PHY Address 1 Input This pin provides PHY address bit 1 for multiple PHY address applications. The status of this pin is latched into Register 17, bit 7 during power up/reset. PHYAD2 PHY Address 2 Input This pin provides PHY address bit 2 for multiple PHY address applications. The status of this pin is latched into Register 17, bit 6 during power up/reset. PHYAD3 PHY Address 3 Input This pin provides PHY address bit 3 for multiple PHY address applications. The status of this pin is latched into Register 17, bit 5 during power up/reset. PHYAD4 PHY Address 4 Input This pin provides PHY address bit 4 for multiple PHY address applications. The status of this pin is latched into Register 17, bit 4 during power up/reset. Miscellaneous NC No Connect These pins are to be left unconnected (floating). BGREF Bandgap Voltage Reference Input Connect a 6.01K Ω, 1% resistor between this pin and the BGRET pin to provide an accurate current refer- ence for the NetPHY-1 device. BGRET Bandgap Voltage Reference Return Input This is the return pin for 6.01K Ω resistor connection. TRIDRV Tri-State Digital Output Input When set high, all digital output pins are set to a high impedance state, and I/O pins, go to input mode. RESET Reset Input This pin is the active low input that initializes the NetPHY- 1 device. It should remain low for 30 ms after VCC has stabilized at 5 Vdc (nominal) before it transitions high. TESTMODE Test Mode Control Pin Input TESTMODE=0: Normal operating mode. TESTMODE=1: Enable test mode. Power and Ground Pins The power (VCC) and ground (GND) pins of the Net- PHY-1 device are grouped in pairs of two categories - Digital Circuitry Power/Ground Pairs and Analog Cir- cuitry Power/Ground Pair. DGND Digital Logic Ground Power These pins are the digital supply pairs. DVCC Digital Logic Power Supply Power These pins are the digital supply pairs. AGND Analog Circuit Ground Power These pins are the analog circuit supply pairs. AVCC Analog Circuit Power Supply Power These pins are the analog circuit supply pairs. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |