STM32F207IC datasheet(83/163 Pages) STMICROELECTRONICS

83 / 163 page

STM32F205xx, STM32F207xx

Electrical characteristics

Doc ID 15818 Rev 7

83/163

5.3.11

PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic

interferences (see Table 37: EMI characteristics). It is available only on the main PLL.

Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

An amplitude quantization error may be generated because the linear modulation profile is

obtained by taking the quantized values (rounded to the nearest integer) of MODPER and

INCSTEP. As a result, the achieved modulation depth is quantized. The percentage

quantized modulation depth is given by the following formula:

Figure 34 and Figure 35 show the main PLL output clock waveforms in center spread and

down spread modes, where:

F0 is fPLL_OUT nominal.

Tmode is the modulation period.

md is the modulation depth.

Table 31.

SSCG parameters constraint

Symbol

Parameter

Min

Typ

Max(1)

Unit

fMod

Modulation frequency

KHz

Peak modulation depth

0.5

dec

MODEPER * INCSTEP

215

−1dec

Guaranteed by design, not tested in production.

MODEPER

round f

PLL_IN

Mod

()

⁄

[]

INCSTEP

round

–

() md f

VCO_OUT

() 100 5

MODEPER

()

⁄

[]

quantized%

MODEPER

INCSTEP

100

()

–

() f

VCO_OUT

()

⁄

STM32F207IC Datasheet(PDF) 83 Page - STMicroelectronics

STM32F207IC Datasheet(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL