Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32F207ICH6 Datasheet(PDF) 80 Page - List of Unclassifed Manufacturers

Part # STM32F207ICH6
Description  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

STM32F207ICH6 Datasheet(HTML) 80 Page - List of Unclassifed Manufacturers

Back Button STM32F207ICH6 Datasheet HTML 76Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 77Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 78Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 79Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 80Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 81Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 82Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 83Page - List of Unclassifed Manufacturers STM32F207ICH6 Datasheet HTML 84Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 178 page
background image
Electrical characteristics
STM32F20xxx
80/178
DocID15818 Rev 11
Table 22. Typical and maximum current consumption in Sleep mode
Symbol
Parameter
Conditions
fHCLK
Typ
Max(1)
Unit
TA =
25 °C
TA =
85 °C
TA =
105 °C
IDD
Supply current in
Sleep mode
External clock(2),
all peripherals enabled(3)
120 MHz
38
51
61
mA
90 MHz
30
43
53
60 MHz
20
33
43
30 MHz
11
25
35
25 MHz
8
21
31
16 MHz
6
19
29
8 MHz
3.6
17.0
27.0
4 MHz
2.4
15.4
25.3
2 MHz
1.9
14.9
24.7
External clock(2), all
peripherals disabled
120 MHz
8
21
31
90 MHz
7
20
30
60 MHz
5
18
28
30 MHz
3.5
16.0
26.0
25 MHz
2.5
16.0
25.0
16 MHz
2.1
15.1
25.0
8 MHz
1.7
15.0
25.0
4 MHz
1.5
14.6
24.6
2 MHz
1.4
14.2
24.3
1. Based on characterization, tested in production at VDD max and fHCLK max with peripherals enabled.
2. External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only
while the ADC is on (ADON bit is set in the ADC_CR2 register).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com