SCF5250LPV100 datasheet(31/56 Pages) FREESCALE

31 / 56 page

SCF5250 Data Sheet: Technical Data, Rev. 1.3

Freescale Semiconductor

Figure 8 provides the I2C-bus input and output timing diagram and Table 26 and Table 27 provide the

I2C-bus input and output timing parameters.

Figure 8. I2C-Bus Input/Output Timing Definition Diagram

Table 26. I2C-Bus Input Timing Specifications Between SCL and SDA

Num

Characteristic

Min

Max

Units

Start Condition Hold Time

–

bus clocks

Clock Low Period

–

bus clocks

SCL/SDA Rise Time (VIL= 0.5 V to VIH = 2.4 V)

–

mSec

Data Hold Time

–

SCL/SDA Fall Time (VIH= 2.4 V to VIL = 0.5 V)

–

Clock High time

–

bus clocks

Data Setup Time

–

Start Condition Setup Time (for repeated start condition only)

–

bus clocks

Stop Condition Setup Time

–

bus clocks

Table 27. I2C-Bus Output Timing Specifications Between SCL and SDA

Num

Characteristic

Min

Max

Units

M11

1 Output numbers are dependent on the value programmed into the MFDR; an MFDR programmed with the maximum frequency (MFDR =

0x20) will result in minimum output timings as shown. The MBUS interface is designed to scale the actual data transition time to move it to

the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the MFDR; however,

numbers given are the minimum values.

Start Condition Hold Time

–

bus clocks

M21

Clock Low Period

–

bus clocks

M32

2 Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time required for SCL or SDA to

reach a high level depends on external signal capacitance and pull-up resistor values.

SCL/SDA Rise Time (VIL= 0.5 V to VIH = 2.4 V)

note 2

mSec

M41

Data Hold Time

–

bus clocks

M53

3 Specified at a nominal 20 pF load.

SCL/SDA Fall Time (VIH= 2.4 V to VIL = 0.5 V)

–3

M61

Clock High time

–

bus clocks

M71

Data Setup Time

–

bus clocks

M81

Start Condition Setup Time (for repeated start condition only)

–

bus clocks

M91

Stop Condition Setup Time

–

bus clocks

SCL

SDA

SCF5250LPV100 Datasheet(PDF) 31 Page - Freescale Semiconductor, Inc

SCF5250LPV100 Datasheet(HTML) 31 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL