RL78G13 datasheet(19/46 Pages) RENESAS

19 / 46 page

RL78/G13

Serial Array Unit (UART Communication)

R01AN0459EJ0200

Rev. 2.00

Page 19 of 43

2014.03.24

Figure 5.8

UART0 Setup (2/3)

SCR00 register

 8297H

SDR00 register

 CE00H

NFEN0 register

 0001H

SIR01 register

 0007H

SMR01 register

 0122H

SAU channel 0 communication

operation setting

 Only perform transmission

 Phase with clock: type 1

 Error interrupt INTSREx

: Masked

 Output even parities

 Input/output in LSB first

 Stop bit length: 1 bit

 Data length: 8 bits

Channel 0 transfer clock

: Operation clock divided by 208

RxD3 pin noise filter

RxD2 pin noise filter

RxD1 pin noise filter

: OFF

RxD0 pin noise filter

: ON

Clear the error flag

SAU channel 1 operation mode

setting

 Channel 1 operation clock: CK00

 Channel 1 transfer clock

: Division of CK00

 Start trigger source

: Valid edge of the RxD pin

 Detect a falling edge as a start bit

 Channel 1 operation mode

: UART mode

 Channel 1 interrupt source

: Transfer end interrupt

RL78G13 Datasheet(PDF) 19 Page - Renesas Technology Corp

RL78G13 Datasheet(HTML) 19 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL