17 / 36 page
CY7C0430V
PRELIMINARY
17
Load and Read Address Counter[23]
Notes:
23. CE0 = OE = LB = UB = VIL; CE1 = R/W = CNTRST = MRST = MKLD = MKRD = VIH.
24. Address in output mode. Host must not be driving address bus after time tCKLZ in next clock cycle.
25. Address in input mode. Host can drive address bus after tCKHZ.
26. This is the value of the address counter being read out on the address lines.
Switching Waveforms (continued)
READ DATA WITH COUNTER
tSA
tHA
tSCLD
tHCLD
tSCINC
tHCINC
tCH2
tCL2
tCYC2
Qx–1
Qx
Qn
Qn+1
Qn+2
READ
INTERNAL
ADDRESS
CLK
A0-A15
CNTLD
DATAOUT
CNTINC
An
tSCRD
tHCRD
CNTRD
An
An+1
An+2
INTERNAL
ADDRESS
An+2
An+2
An+2
Qn+2
tCD2
tDC
tCKLZ
tCKLZ
tCKHZ
tCKHZ
tCA2
LOAD
EXTERNAL
ADDRESS
Note 24
Note 25
[26]
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
