Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS80C320 Datasheet(PDF) 31 Page - Dallas Semiconductor

Part # DS80C320
Description  High-Speed/Low-Power Micro
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS80C320 Datasheet(HTML) 31 Page - Dallas Semiconductor

Back Button DS80C320 Datasheet HTML 27Page - Dallas Semiconductor DS80C320 Datasheet HTML 28Page - Dallas Semiconductor DS80C320 Datasheet HTML 29Page - Dallas Semiconductor DS80C320 Datasheet HTML 30Page - Dallas Semiconductor DS80C320 Datasheet HTML 31Page - Dallas Semiconductor DS80C320 Datasheet HTML 32Page - Dallas Semiconductor DS80C320 Datasheet HTML 33Page - Dallas Semiconductor DS80C320 Datasheet HTML 34Page - Dallas Semiconductor DS80C320 Datasheet HTML 35Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 42 page
background image
DS80C320/DS80C323
31 of 42
DS80C320/DS80C323 EXTERNAL CLOCK CHARACTERISTICS
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Clock High Time
tCHCX
10
ns
Clock Low Time
tCLCX
10
ns
Clock Rise Time
tCLCH
5
ns
Clock Fall Time
tCHCL
5
ns
DS80C320/DS80C323 SERIAL PORT MODE 0 TIMING CHARACTERISTICS
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Serial Port Clock Cycle Time
SM2=0 12 clocks per cycle
SM2=1 4 clocks per cycle
tXLXL
12tCLCL
4tCLCL
ns
Output Data Setup to Clock
Rising Edge
SM2=0 12 clocks per cycle
SM2=1 4 clocks per cycle
tQVXH
10tCLCL
3tCLCL
ns
Output Data Hold from Clock
Rising
SM2=0 12 clocks per cycle
SM2=1 4 clocks per cycle
tXHQX
2tCLCL
tCLCL
ns
Input Data Hold after Clock
Rising
SM2=0 12 clocks per cycle
SM2=1 4 clocks per cycle
tXHDX
tCLCL
tCLCL
ns
Clock Rising Edge to Input
Data Valid
SM2=0 12 clocks per cycle
SM2=1 4 clocks per cycle
tXHDV
11tCLCL
2tCLCL
ns
EXPLANATION OF AC SYMBOLS
In an effort to remain compatible with the original 8051 family, this device specifies the same parameter
as such devices, using the same symbols. For completeness, the following is an explanation of the
symbols.
t
Time
A
Address
C
Clock
D
Input data
H
Logic level high
L
Logic level low
I
Instruction
P
PSEN
Q
Output data
R
RD
signal
V
Valid
W
WR
signal
X
No longer a valid logic level
Z
Tristate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com