Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP1C3 Datasheet(PDF) 39 Page - List of Unclassifed Manufacturers

Part # EP1C3
Description  Cyclone Device Handbook, Volume 1
PDF  385 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

EP1C3 Datasheet(HTML) 39 Page - List of Unclassifed Manufacturers

Back Button EP1C3 Datasheet HTML 35Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 36Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 37Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 38Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 39Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 40Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 41Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 42Page - List of Unclassifed Manufacturers EP1C3 Datasheet HTML 43Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 385 page
background image
Altera Corporation
2–19
May 2008
Preliminary
Embedded Memory
In addition to true dual-port memory, the M4K memory blocks support
simple dual-port and single-port RAM. Simple dual-port memory
supports a simultaneous read and write. Single-port memory supports
non-simultaneous reads and writes. Figure 2–13 shows these different
M4K RAM memory port configurations.
Figure 2–13. Simple Dual-Port and Single-Port Memory Configurations
Note to Figure 2–13:
(1)
Two single-port memory blocks can be implemented in a single M4K block as long
as each of the two independent block sizes is equal to or less than half of the M4K
block size.
The memory blocks also enable mixed-width data ports for reading and
writing to the RAM ports in dual-port RAM configuration. For example,
the memory block can be written in ×1 mode at port A and read out in ×16
mode from port B.
The Cyclone memory architecture can implement fully synchronous
RAM by registering both the input and output signals to the M4K RAM
block. All M4K memory block inputs are registered, providing
synchronous write cycles. In synchronous operation, the memory block
generates its own self-timed strobe write enable (
wren) signal derived
from a global clock. In contrast, a circuit using asynchronous RAM must
generate the RAM
wren signal while ensuring its data and address
signals meet setup and hold time specifications relative to the
wren
data[]
wraddress[]
wren
inclock
inclocken
inaclr
rdaddress[]
rden
q[]
outclock
outclocken
outaclr
data[]
address[]
wren
inclock
inclocken
inaclr
q[]
outclock
outclocken
outaclr
Single-Port Memory (1)
Simple Dual-Port Memory



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com