R5F2136CSNFP datasheet(39/61 Pages) RENESAS

39 / 61 page

R8C/36T-A Group

4. Electrical Characteristics

R01DS0055EJ0100 Rev.1.00

Page 39 of 58

Dec 09, 2011

Figure 4.2

Time Delay from Suspend Request until Suspend

Notes:

1. The voltage detection level must be selected with bits VDSEL0 and VDSEL1 in the OFS register.

2. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2

Table 4.7

Voltage Detection 0 Circuit Characteristics

(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr =

20°C to 85°C (N version)/

40°C to 85°C (D version))

Symbol

Parameter

Conditions

Standard

Unit

Min.

Typ.

Max.

Vdet0

Voltage detection level Vdet0_0 (1)

When Vcc falls

1.80

1.90

2.05

Voltage detection level Vdet0_1 (1)

When Vcc falls

2.15

2.35

2.55

Voltage detection level Vdet0_2 (1)

When Vcc falls

2.70

2.85

3.05

Voltage detection level Vdet0_3 (1)

When Vcc falls

3.55

3.80

4.05

―

Voltage detection 0 circuit response time (2)

At the falling of Vcc from 5 V

to (Vdet0

 0.1) V

―

150

μs

―

Voltage detection circuit self power

consumption

VCA25 = 1, Vcc = 5.0 V

―

1.5

―μA

td(E-A)

Waiting time until voltage detection circuit

operation starts (3)

――

100

μs

FST6 bit

Suspend request

(FMR21 bit)

Fixed time

Clock-dependent

time

Access restart

FST6: Bit in FST register

FMR21: Bit in FMR2 register

td(SR-SUS)

R5F2136CSNFP Datasheet(PDF) 39 Page - Renesas Technology Corp

R5F2136CSNFP Datasheet(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL