| Electronic Components Datasheet Search |
|
R5F2136CSNFP Datasheet(PDF) 12 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F2136CSNFP Datasheet(HTML) 12 Page - Renesas Technology Corp |
|
12 / 61 page ![]() R8C/36T-A Group 2. Central Processing Unit (CPU) R01DS0055EJ0100 Rev.1.00 Page 12 of 58 Dec 09, 2011 2. Central Processing Unit (CPU) Figure 2.1 shows the 13 CPU Registers. The registers R0, R1, R2, R3, A0, A1, and FB form a single register bank. The CPU has two register banks. Figure 2.1 CPU Registers The higher 4 bits of INTB are INTBH and the lower 16 bits of INTB are INTBL. Interrupt table register Data registers (1) Address registers (1) Frame base register (1) User stack pointer Interrupt stack pointer Static base register Program counter Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved bits Processor interrupt priority level Reserved bit Note: 1. These registers form a single register bank. The CPU has two register banks. Flag register R3 R2 b31 b0 b15 FB R2 R3 A0 A1 R0H (R0 high-order byte) R1H (R1 high-order byte) R0L (R0 low-order byte) R1L (R1 low-order byte) INTBH b19 b0 INTBL b15 PC b19 b0 b15 b0 USP ISP SB b15 b0 FLG b15 b0 b8 b7 C D Z S B O I U IPL b8 b7 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |