UPD17717GC datasheet(2/408 Pages) NEC

2 / 408 page

µPD17717, 17718, 17719

FUNCTIONAL OUTLINE

Part Number

µPD17717

µPD17718

µPD17719

Item

Program memory (ROM)

24K bytes (12288

× 16 bits)

32K bytes (16384

× 16 bits)

General-purpose data memory (RAM)

1120

× 4 bits

1776

× 4 bits

Instruction execution time

1.78

µs (with fX = 4.5-MHz crystal oscillator)

General-purpose port

• I/O port

: 46 pins

• Input port : 12 pins

• Output port: 4 pins

Stack level

• Address stack : 15 levels

• Interrupt stack: 4 levels

• DBF stack

: 4 levels (can be manipulated via software)

Interrupt

• External: 6 sources (falling edge of CE pin, INT0 through INT4)

• Internal : 6 sources (timers 0 through 3, serial interfaces 2 and 3)

Timer

5 channels

• Basic timer (clock: 10, 20, 50, 100 Hz)

: 1 channel

• 8-bit timer with gate counter (clock: 1 k, 2 k, 10 k, 100 kHz) : 1 channel

• 8-bit timer (clock: 1 k, 2 k, 10 k, 100 kHz)

: 2 channels

• 8-bit timer multiplexed with PWM (clock: 440 Hz, 4.4 kHz)

: 1 channel

A/D converter

8 bits

× 6 channels (hardware mode and software mode selectable)

D/A converter (PWM)

3 channels (8-bit or 9-bit resolution selectable by software)

Output frequency: 4.4 kHz, 440 Hz (with 8-bit PWM selected)

2.2 kHz, 220 Hz (with 9-bit PWM selected)

Serial interface

2 units (4 channels)

• 3-wire serial I/O mode, SBI mode, or 2-wire serial I/O/I2CNote bus mode

selectable

• 3-wire serial I/O/UART mode selectable

PLL frequency

Division mode

• Direct division mode (VCOL pin (MF mode) : 0.5 to 3 MHz)

synthesizer

• Pulse swallow mode (VCOL pin (HF mode)

: 10 to 40 MHz)

(VCOH pin (VHF mode): 60 to 130 MHz)

Reference frequency

13 types selectable (1, 1.25, 2.5, 3, 5, 6.25, 9, 10, 12.5, 18, 20, 25, 50 kHz)

Charge pump

Two error-out output pins (EO0, EO1)

Phase comparator

Unlock status detectable by program

Frequency counter

• Intermediate frequency (IF) measurement

P1C0/FMIFC pin : in FMIF mode 10 to 11 MHz

in AMIF mode 0.4 to 0.5 MHz

P1C1/AMIFC pin: in AMIF mode 0.4 to 0.5 MHz

• External gate width measurement

P2A1/FCG1, P2A0/FCG0 pin

BEEP output

2 pins

Output frequency: 1 kHz, 3 kHz, 4 kHz, 6.7 kHz (BEEP0 pin)

67 Hz, 200 Hz, 3 kHz, 4 kHz (BEEP1 pin)

Note When the I2C bus mode is used (including when it is implemented in software without using the

peripheral hardware), inform NEC when you place an order for mask ROM.

UPD17717GC Datasheet(PDF) 2 Page - NEC

UPD17717GC Datasheet(HTML) 2 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL